NOTICE

Effective October 1, 2012, QUALCOMM Incorporated completed a corporate reorganization in which the assets of certain of its businesses and groups, as well as the stock of certain of its direct and indirect subsidiaries, were contributed to Qualcomm Technologies, Inc. (QTI), a wholly-owned subsidiary of QUALCOMM Incorporated that was created for purposes of the reorganization.

Qualcomm Technology Licensing (QTL), the Company's patent licensing business, continues to be operated by QUALCOMM Incorporated, which continues to own the vast majority of the Company's patent portfolio. Substantially all of the Company's products and services businesses, including QCT, as well as substantially all of the Company's engineering, research and development functions, are now operated by QTI and its direct and indirect subsidiaries¹. Neither QTI nor any of its subsidiaries has any right, power or authority to grant any licenses or other rights under or to any patents owned by QUALCOMM Incorporated.

No use of this website and/or documentation, including but not limited to the downloading of any software, programs, manuals or other materials of any kind or nature whatsoever, and no purchase or use of any products or services, grants any licenses or other rights, of any kind or nature whatsoever, under or to any patents owned by QUALCOMM Incorporated or any of its subsidiaries. A separate patent license or other similar patent-related agreement from QUALCOMM Incorporated is needed to make, have made, use, sell, import and dispose of any products or services that would infringe any patent owned by QUALCOMM Incorporated in the absence of the grant by QUALCOMM Incorporated of a patent license or other applicable rights under such patent.

Any copyright notice referencing QUALCOMM Incorporated, Qualcomm Incorporated, QUALCOMM Inc., Qualcomm Inc., Qualcomm or similar designation, and which is associated with any of the products or services businesses or the engineering, research or development groups which are now operated by QTI and its direct and indirect subsidiaries, should properly reference, and shall be read to reference, QTI.

¹ The products and services businesses, and the engineering, research and development groups, which are now operated by QTI and its subsidiaries include, but are not limited to, QCT, Qualcomm Mobile & Computing (QMC), Qualcomm Atheros (QCA), Qualcomm Internet Services (QIS), Qualcomm Government Technologies (QGOV), Corporate Research & Development, Qualcomm Corporate Engineering Services (QCES), Office of the Chief Technology Officer (OCTO), Office of the Chief Scientist (OCS), Corporate Technical Advisory Group, Global Market Development (GMD), Global Business Operations (GBO), Qualcomm Ventures, Qualcomm Life (QLife), Quest, Qualcomm Labs (QLabs), Snaptracs/QCS, Firethorn, Qualcomm MEMS Technologies (QMT), Pixtronix, Qualcomm Innovation Center (QuIC), Qualcomm iSkoot, Qualcomm Poole and Xiam.



AR8033 Integrated 10/100/1000 Mbps Ethernet Transceiver

Data Sheet

80-Y0618-2 Rev A October 25, 2012

Confidential and Proprietary - Qualcomm Atheros, Inc.

Restricted Distribution. Not to be distributed to anyone who is not an employee of either Qualcomm or a subsidiary of Qualcomm without the express approval of Qualcomm's Configuration Management.

Not to be used, copied, reproduced in whole or in part, nor its contents revealed in any manner to others without the express written permission of Qualcomm Atheros, Inc.

QUALCOMM is a registered trademark of QUALCOMM Incorporated. ATHEROS is a registered trademark of Qualcomm Atheros, Inc. All other registered and unregistered trademarks are the property of Qualcomm Incorporated, Qualcomm Atheros, Inc. or their respective owners and used with permission. Registered marks owned by Qualcomm Incorporated and Qualcomm Atheros, Inc. are registered in the United States of America and may be registered in other countries.

This technical data may be subject to U.S. and international export, re-export, or transfer ("export") laws. Diversion contrary to U.S. and international law is strictly prohibited.

Qualcomm Atheros, Inc. 1700 Technology Drive San Jose, CA 95110-1383 U.S.A.

Copyright © 2011-2012 Qualcomm Atheros, Inc. All rights reserved.

Revision history

Revision	Date	Description
1.0	April 2011	Initial release
2.0	November 2011	Electrical Characteristics
		 3.2 Recommended Operation Conditions: delete DVDDL/AVDDL, Ψ_{JA}; add VDDH_REG, Ψ_{JT}, AVDDL/DVDDL (industrial and commercial); add thermal conditions
		 3.6 change title from MDIO DC Characteristics to MDIO/MDC DC; change V_{IH} min value and V_{IL} max value
		 3.7 table 3-14: change Jitter_{pk-pk} max value to 100
		 3.11 Digital pin design guide (new)
		Registers
		 4.2.3 Status Register – Copper page, change bit[8] reset value to always 1
		 4.3.4 Hib control and auto-neg test register: change bit[12], [6:5] to reserved
		 4.3.5 External loopback selection, change bit[0] to R/W
		 4.3.7 Power saving control (new)
		 4.4.75 SGMII Control register 2 (new)
		 4.4.76 SGMII Control register 3 (new)

Revision	Date	Description
А	October 2012	System change from SharePoint to Agile. Based on SharePoint document system MKG-15552.
		Introduction
		 Update Features
		 Update figure functional block diagram
		Pin Description
		 Update Table Mode definition
		 Update Table Signal to pin descriptions
		Function Description
		Update Copper
		 Update Fiber
		 Update Auto-negotiation
		 Update Fault propagation
		 LED interface: add table BaseX LED status after table 3-5 Default LED status
		 Synchronous Ethernet: add CLK_25M output content
		 Update Function Wake on LAN
		Electrical Characteristics
		Absolute maximum ratings: add symbol Vmin
		 Update RGMII characteristics:
		 Table RGMII DC characteristics — 2.5/3/3V I/O supply: add GNE 0.3 to Min of symbol V_{IL}
		 Table RGMII DC characteristics — 1.8V I/O supply: add 2.1 to Ma for symbol V_{IH}, add GND - 0.3 to Min for symbol V_{IL}, and add 1. to Max for symbol V_{OH}
		 Table RGMII DC characteristics — 1.5V I/O supply: add 1.8 to Ma for symbol V_{IH}, add GND - 0.3 to Min for symbol V_{IL}, and add 1.8 to Max for symbol V_{OH}
		Update RGMII characteristics and AC timing diagrams
		 MDIO timing: change Min from 10 to 0, add Typ 4, and remove Max symbol tmdelay in Table MDIO AC characteristic
		 Clock characteristics: remove symbol Fs and Fo in table Recommended crystal parameters
		 Power pin current consumption: update the voltage range from "3.3" ±10%" to "3.3V ±5%" for symbol AVDD33 in table Power pin consumption

Revision	Date	Description
		Update Registers
		 Add a note to table Register summary
		Control register
		 Status register
		 Auto-negotiation advertisement register
		1000BASE-T status register
		 Extended status register
		 Function control register
		Smart speed register: add bit[8]: GIGA_DIS_QUAL
		 Copper/fiber status register
		 Remove registers Auto-negotiation status, Auto-negotiation XNP transmit, Auto-negotiation XNP transmit1, Auto-negotiation XNP transmit2, Auto-negotiation LP XNP ability, Auto-negotiation LP XNP ability1, Auto-negotiation LP XNP ability2
		 Add registers PHY control debug register 0, Green feature configure 2, AZ control2, Cld control3, SGMII control register 1

L

Contents

1	Intro	oduction
	1.1	Features
	1.2	Functional block diagram
2	Pin	Descriptions
	2.1	Pinout diagram
	2.2	Pin descriptions
	2.3	Power-on strapping
		2.3.1 Mode definition
3	Fun	ction Description
	3.1	Operation modes
		3.1.1 Copper
		3.1.2 Fiber
		3.1.3 Media Converter
		3.1.4 Auto-Media Detect (Combo) 23
	3.2	Transmit functions
	3.3	Receive functions
		3.3.1 Decoder modes
		3.3.2 Analog-to-Digital converter
		3.3.3 Echo canceller
		3.3.4 NEXT canceller
		3.3.5 Baseline wander canceller 25
		3.3.6 Digital adaptive equalizer
		3.3.7 Auto-negotiation
		3.3.8 Smartspeed
		3.3.9 Automatic MDI/MDIX crossover
		3.3.10 Polarity correction
	3.4	Loopback modes
		3.4.1 Digital loopback
		3.4.2 External cable loopback
		3.4.3 Remote PHY loopback
	3.5	Cable diagnostic test
	3.6	Fiber mode support

		3.6.1 IEEE 802.3 remote fault indication support
		3.6.2 Fault propagation
	3.7	LED interface
	3.8	Power supplies
	3.9	Management interface
	3.10	Timing synchronization
		3.10.1 Synchronous Ethernet
	3.11	Green ETHOS feature
		3.11.1 Low power modes
		3.11.2 Short cable power mode
		3.11.3 Hibernation mode
	3.12	IEEE 802.3az
	3.13	SmartEEE
	3.14	Wake-on-LAN
4	Elec	trical Characteristics
	4.1	Absolute maximum ratings
	4.2	Recommended operating conditions
	4.3	RGMII characteristics
	4.4	SerDes and SGMII characteristics
	4.5	MDIO timing
	4.6	MDIO/MDC DC characteristic
	4.7	Clock characteristics
	4.8	Power pin current consumption
	4.9	Typical power consumption parameters 50
	4.10	Power-on sequence, reset and clock
		4.10.1 Power-on sequence
		4.10.2 Reset and clock timing
	4.11	Digital pin design guide
5	Pog	isters
.	5.1	Register bit type
	5.2	MII registers
	5.2	5.2.1 Control register — copper page
		5.2.1 Control register — copper page
		5.2.2 Control register — noer page
		5.2.5 Status register — copper page
		5.2.4 Status register — noer page
		5.2.5 PHY identifier 1 register
		5.2.6 First identifier 2 register
		5.2.7 Auto-negotiation advertisement register — copper page
		5.2.9 Auto-negotiation link partner ability register — copper page
		5.2.9 Auto-negotiation link partner ability register — fiber page
		5.2.10 Auto-negotiation mik partier ability register — nder page
		$5.2.11$ Auto-negotiation expansion register — copper page $\ldots \ldots \ldots$

L

	5.2.12	Auto-negotiation expansion register — fiber page	
	5.2.13	Auto-negotiation next page transmit register — copper page	/1
	5.2.14	Auto-negotiation next page transmit register — fiber page for 1000BASE-X, SGMII 72	
	5.2.15	Auto-negotiation link partner next page register — copper page	72
	5.2.16	Auto-negotiation link partner next page register — fiber page for 1000BASE-X SGMII 73	, .,
	5.2.17	1000BASE-T control register	74
	5.2.18	1000BASE-T status register	76
	5.2.19	MMD access control register	77
	5.2.20	MMD access data register	17
	5.2.21	Extended status register	77
	5.2.22	PHY specific function control register	78
	5.2.23	PHY specific status register — copper page	79
	5.2.24	PHY specific status register — fiber page	
	5.2.25	Interrupt enable register	32
	5.2.26	Interrupt status register	33
	5.2.27	Smart speed register	
	5.2.28	Cable diagnostic test control register	
	5.2.29	LED control register	
	5.2.30	Manual LED override register	37
	5.2.31	Copper/fiber status register	
	5.2.32	Cable diagnostic test status register) 0
	5.2.33	Debug port — address offset register	
	5.2.34	Debug port — dataport register	
	5.2.35	Chip configure register	
5.3	Debug re	gisters) 2
	5.3.1	Analog test control register) 3
	5.3.2	SerDes test and system mode control register) 3
	5.3.3	Hibernate control register) 3
	5.3.4	100BASE-TX test mode select register) 4
	5.3.5	External loopback selection register) 5
	5.3.6	10BASE-Tetest mode select register) 5
	5.3.7	PHY control debug register 0) 6
	5.3.8	Power saving control register) 6
	5.3.9	Green feature configure 2 register	€7
5.4	MDIO in	terface registers	€7
	5.4.1	MMD3 — PCS control register) 8
	5.4.2	MMD3 — PCS status register	
	5.4.3	MMD3 — EEE capability register	
	5.4.4	MMD3 — EEE wake error counter register	
	5.4.5	MMD3 — Cld control 3 register 10)0
	5.4.6	MMD3 — AZ control 2 register 10)1

	5.4.7	MMD3 — PTP1588 control register 101
	5.4.8	MMD3 — Internal MAC address 1 register 101
	5.4.9	MMD3 — Internal MAC address 2 register 102
	5.4.10	MMD3 — Internal MAC address 3 register 102
	5.4.11	MMD3 — RemotePHY loopback register 102
	5.4.12	MMD3 — SmartEEE control 1 register 102
	5.4.13	MMD3 — SmartEEE control 2 register 103
	5.4.14	MMD3 — SmartEEE control 3 register 103
	5.4.15	MMD7 — Auto-negotiation control register 104
	5.4.16	MMD7 — EEE advertisement register 104
	5.4.17	MMD7 — EEE LP advertisement register 105
	5.4.18	MMD7 — EEE ability auto-negotiation result register 106
	5.4.19	MMD7 — SGMII control register 0 106
	5.4.20	MMD7 — SGMII control register 1 107
	5.4.21	MMD7 — SGMII control register 2 107
	5.4.22	MMD7 — SGMII control register 3 108
	5.4.23	MMD7 — CLK_25M clock select register 108
6	Package Din	nensions
7	Ordering Inf	ormation
8	Top-side Ma	rking

L

Tables

I

Table 2-1 Signal to pin descriptions 15
Table 2-2 Not connected pin 18
Table 2-3 Power-on strapping pins 19
Table 2-4 Mode definition 19
Table 3-1 AR8031, AR8033, and AR8035 comparison 20
Table 3-2 Transmit function encoder modes 24
Table 3-3 Receive function decoder mode 24
Table 3-4 Supported MDI pair combinations 27
Table 3-5 Default LED status 32
Table 3-6 BaseX LED status 33
Table 3-7 Management interface frame fields 35
Table 3-8 Management interface field definitions 36
Table 4-1 Absolute maximum ratings 43
Table 4-2 Recommended operating conditions 43
Table 4-3 RGMII DC characteristics — 2.5/3.3V I/O supply 44
Table 4-4 RGMII DC characteristics — 1.8V I/O supply 44
Table 4-5 RGMII DC characteristics — 1.5 I/O supply 45
Table 4-6 RGMII AC characteristics — no internal delay 45
Table 4-7 RGMII AC characteristics — with internal delay added (default) 46
Table 4-8 Driver DC characteristics 46
Table 4-9 Receiver DC characteristics 47
Table 4-10 Driver AC characteristics 47
Table 4-11 MDIO AC characteristic 48
Table 4-12 MDIO/MDC DC characteristic 48
Table 4-13 Recommended crystal parameters 49
Table 4-14 External clock input characteristic 49
Table 4-15 CLK_25M output characteristics 50
Table 4-16 Power pin consumption 50
Table 4-17 Total system power 51
Table 4-18 Digital pin designs 53
Table 5-1 Register bit types 55
Table 5-2 Register summary 56
Table 5-3 Debug register summary 92
Table 5-4 MMD3 register summary 97
Table 5-5 MMD7 register summary 98
Table 6-1 Package dimensions 110
Table 7-1 Ordering information 111
Table 8-1 Top-side markings 112

L

Figures

Figure 2-1 AR8033 48-pin QFN pinout (top view)	15
Figure 3-1 Copper operating mode	
Figure 3-2 Fiber operating mode	22
Figure 3-3 Media converter operating mode	22
Figure 3-4 Digital loopback in copper mode	
Figure 3-5 Digital loopback in fiber mode	
Figure 3-6 External cable loopback	
Figure 3-7 Remote PHY loopback	29
Figure 3-8 Fiber fault propagation or re-auto-negotiation	
Figure 3-9 Reference design for LED, active high	32
Figure 3-10 Reference design for LED, active low	32
Figure 3-11 Reference design, 2.5/3.3 V RGMII I/O	34
Figure 3-12 Reference design, 1.5/1.8 V RGMII I/O	35
Figure 3-13 CLK_25M timing	37
Figure 3-14 Operating states — 802.3az LPI mode	39
Figure 3-15 Operating power modes — 802.3az LPI mode	40
Figure 3-16 WoL system application structure	41
Figure 4-1 RGMII input timing diagram	45
Figure 4-2 RGMII output AC timing diagram with internal delay added	
Figure 4-3 MDIO AC timing diagram	48
Figure 4-4 External crystal	49
Figure 4-5 Reset timing diagram	53
Figure 6-1 Packag view	109
Figure 8-1 Top-side markings	112

L

1 Introduction

The AR8033 Ethernet transceiver is a single port, 10/100/1000 Mbps tri-speed Ethernet PHY. The AR8033 Ethernet transceiver supports both RGMII and SGMII to the MAC. The AR8033 Ethernet transceiver belongs to the Arctic[™] PHY family which provides a low power, low BOM cost solution for comprehensive applications including enterprise, carrier and home networks such as CPE, home gateway, enterprise switch, carrier switch/router, mobile base station and base station controller, optical module and media converter, industrial automation and measurement.

The AR8033 Ethernet transceiver integrates Green ETHOS[®] power saving technologies which significantly save power in both active operation and idle condition. Green ETHOS power saving schemes include ultra-low power in cable unplugged mode or port power down mode, as well as automatically optimized power saving based on cable length. The AR8033 Ethernet transceiver supports standard IEEE 802.3az Energy Efficient Ethernet (EEE) and Qualcomm Atheros proprietary SmartEEETM. SmartEEE allows legacy MAC and SoC devices without IEEE 802.3az support to cowork with AR8033 to provide full IEEE 802.3az support. Furthermore, the AR8033 Ethernet transceiver supports wake-on-LAN (WoL) feature to manage and regulate total system power requirements.

The AR8033 Ethernet transceiver embeds Cable Diagnostics Test (CDT) technology for measuring cable length, detecting the cable status, and identifying remote and local PHY malfunctions, bad or marginal patch cord segments or connectors.

The AR8033 Ethernet transceiver requires only a single 3.3 V power supply. Embedded regulators are used to generate other required voltages. The AR8033 Ethernet transceiver integrates the termination circuitry at the line side.

The AR8033 Ethernet transceiver incorporates a 1.25 Gbps SerDes. This interface can be connected directly to a fiber-optic transceiver for 1000BASE-X/100BASE-FX mode or used as SGMII with MAC.

The AR8033 Ethernet transceiver supports Synchronous Ethernet by offering recovered clock output from data on the network-line side.

The AR8033 Ethernet transceiver supports IEEE 802.3az standard. The key features include:

- 10BASE-Te PHY uses reduced transmit amplitude.
- 100BASE-TX and 1000BASE-T use Low Power Idle (LPI) mode to turn off unused analog and digital blocks to save power when data traffic is idle.


1.1 Features

■ 10BASE-Te/100BASE-TX/1000BASE-T IEEE 802.3 compliant

- 1000BASE-T PCS and auto-negotiation with next page support
- RGMII or SGMII to MAC devices
- Fiber and copper combo mode when MAC interface works in RGMII mode
- Additional IEEE 1000BASE-X and 100BASE-FX with integrated SerDes
- RGMII timing modes support internal delay and external delay on Rx path
- Green ETHOS power saving modes with internal automatic DSP power saving scheme
- IEEE 802.3az EEE
- SmartEEE which allows legacy MAC and SoC devices without IEEE 802.3az support to cowork with AR8033 to provide full IEEE 802.3az support
- Wake-on-LAN (WoL) to detect magic packet and notify the sleeping system to wake up
- Fully integrated digital adaptive equalizers, echo cancellers, and Near End Crosstalk (NEXT) cancellers
- Synchronous Ethernet with frequency selectable recovered clock output
- Robust Cable Discharge Event (CDE) protection of ±6 kV
- Robust operation over up to 140 meters of CAT5 cable
- Automatic Channel Swap (ACS)
- Automatic MDI/MDIX crossover
- Automatic polarity correction
- IEEE 802.3u compliant auto-negotiation
- Jumbo frame support up to 10 KB (full-duplex)
- Multiple loopback modes for diagnostics
- Robust surge protection with ±750 V/line-to-line mode and ±4 kV/line-to-ground mode IEC61000-4-5(2001)
- Cable Diagnostic Test (CDT)
- Single power supply: 3.3 V, optional for external regulator for core voltage
- 6 mm × 6 mm, 48-pin QFN package
- Industry temperature (I-temp) option available

1.2 Functional block diagram

I



2 Pin Descriptions

This section includes a package pinout and signal descriptions.

Nomenclatures for signal names

- NC No signal connection from this pin
- **_n** Signal name suffix indicating active low signals
- **_P** Signal name suffix indicating the positive side of a differential signal
- _N Signal name suffix indicating the negative side of a differential signal

Nomenclatures for signal types

D	Open drain		
IA	Analog input signal		
I	Digital input signal		
I/O	Digital bidirectional signal		
OA	Analog output signal		
0	Digital output signal		
Ρ	Power or ground signal		
PD	Internal pull-down for input		
PU	Internal pull-up for input		
I/O OA O P PD	Digital bidirectional signal Analog output signal Digital output signal Power or ground signal Internal pull-down for input		

2.1 Pinout diagram

I




Figure 2-1 AR8033 48-pin QFN pinout (top view)

NOTE An exposed ground pad is on the back side of the package.

2.2 Pin descriptions

Table 2-1	Signal to pin descriptions
-----------	----------------------------

Symbol	Pin	Туре	Description
MDI			

Symbol	Pin	Туре	Description
TRXP0	11	IA, OA	Media-dependent interface 0, differential 100 Ω transmission line
TRXN0	12		
TRXP1	14	IA, OA	Media-dependent interface 1, differential 100 Ω transmission line
TRXN1	15		
TRXP2	17	IA, OA	Media-dependent interface 2, differential 100 Ω transmission line
TRXN2	18	-	
TRXP3	20	IA, OA	Media-dependent interface 3, differential 100 Ω transmission line
TRXN3	21	-	
RGMII		1	
GTX_CLK	35	I, PD	RGMII transmit clock, 125 MHz @ 1000 Mbps, 25 MHz @ 100 Mbps, and 2.5 MHz @ 10 Mbps digital clock input. Adding a 22 Ω damping resistor is recommended near MAC side.
RX_CLK	33	I/O, PD	RGMII receive clock, 125 MHz @1000 Mbps, 25 MHz @ 100 Mbps, and 2.5 MHz @ 10 Mbps digital clock output. Adding a 22 Ω damping resistor is recommended near PHY side.
			Power-on strapping input
RX_DV	32	I/O, PD	RGMII receive data valid, RGMII output. Adding a 22 Ω damping resistor is recommended near PHY side.
			Power-on strapping input
RXD0	31	I/O, PD	RGMII receive data 0, RGMII output. Adding a 22 Ω damping resistor is recommended near PHY side.
			Power-on strapping input
RXD1	30	I/O, PD	RGMII receive data 1, RGMII output. Adding a 22 Ω damping resistor is recommended near PHY side. Power-on strapping input
RXD2	28	I/O, PD	RGMII receive data 2, RGMII output. Adding a 22 Ω damping resistor is recommended near PHY side.
			Power-on strapping input
RXD3	27	I/O, PD	RGMII receive data 3, RGMII output. Adding a 22 Ω damping resistor is recommended near PHY side.
			Power-on strapping input
TX_EN	34	I, PD	RGMII transmit enable, RGMII input
TXD0	36	I, PD	RGMII transmit data 0, RGMII input
TXD1	37	I, PD	RGMII transmit data 1, RGMII input
TXD2	38	I, PD	RGMII transmit data 2, RGMII input
TXD3	39	I, PD	RGMII transmit data 3, RGMII input

Table 2-1 Signal to pin descriptions (cont.)

L

Symbol	Pin	Туре			Description
SGMII/1000BX					
SIP	46	IA	1.25 Gbps transmit differential inputs		
SIN	45		When this interface is used as a MAC interface, the MAC transmitter positive output connects to SIP and the MAC transmitter negative output connects to the SIN.		
			transceiver p	ositive outpu	ed as a fiber interface, the fiber-optic it connects to the SIP and the fiber-optic ut connects to the SIN.
SOP	43	OA	1.25 Gbps re	ceive differe	ntial outputs
SON	42			connects to	ed as a MAC interface, the MAC receiver SOP and the MAC receiver negative input
			transceiver p	ositive input	ed as a fiber interface, the fiber-optic connects to the SOP and the fiber-optic t connects to the SON.
SD	41	IA	Signal detect 1.4 V.	. 1.2 V volta	ge level. Input signals must not exceed
					signal is valid. Because signal detect is pin can be left NC.
Management in	terface	I			
MDC	1	I, PU	Management data clock reference		
MDIO	48	I/O, D, PU	Management data, 1.5 k Ω pull-up resistor to 3.3 V/2.5 V		
LED					
LED_ACT	23	I/O, PU	Parallel LED output for 10BASE-Te/100BASE-TX/1000BASE-T (copper) and 100BASE-X/1000BASE-X (fiber) activity; LED active based on power-on strapping.		
			If pulled up, a	active low; if	pulled down, active high.
LED_1000	24	I/O, PU	Parallel LED output for 1000BASE-T (copper) and 1000BASE-X (fiber) link; LED active based on power-on strapping.		
			If pulled up, a	active low; if	pulled down, active high.
LED_10_100	26	I/O, PU	Parallel LED output for 10BASE-Te/100BASE-TX (copper) and 100BASE-FX (fiber) link. LED active based on power-on strapping of LED_1000. If LED_1000 is pulled up, this pin is active low; if LED_1000 is pulled down, this pin is active high.		
			E L I DI	High	10 Mbps
			External PU	Low	100 Mbps
				Low	10 Mbps
			External PD	High	100 Mbps
For detailed info	rmation o	f LED, see	"LED interface	e" on page 3	1.
System signal g	group/rei	ference			
CLK_25M	25	0			covered clock (25 MHz, 50 MHz, 62.5 MHz, lency can be configured by register.

Table 2-1	Signal to	pin descriptions	(cont.)
-----------	-----------	------------------	---------

I

Symbol	Pin	Туре	Description
RSTn	2	I	System reset, active low. This pin requires an external pull-up resistor to 2.5 V or 3.3 V.
XTLI	7	IA	Crystal oscillator input; typical 27 pF capacitor to GND. Support external 25 MHz 1.2 V swing clock input through this pin.
XTLO	6	OA	Crystal oscillator output; typical 27 pF capacitor to GND
RBIAS	9	OA	External 2.37 k Ω 1% resistor to GND to set bias current
INT	5	I/O, D, PD	System interrupt output. This pin is OD-gate by default and requires external 10 k Ω pull-up resistor, active low.
WOL_INT	40	D, PD	Wake-on-LAN interrupt output. This pin is OD-gate by default and requires external 10 k Ω resistor pull-up. See "Wake-on-LAN" on page 40 for details.
Power			
LX	3	OA	Power inductor pin. Add an external 4.7 $\mu\text{H}/\text{500}$ mA power inductor to this pin directly.
VDDH_REG	10	OA	2.5 V internal regulator output. Adding a 1 μF capacitor parallel with this pin and GND is recommended.
VDDIO_REG	29	OA	Regulator output for the RGMII I/O voltage. It can be either 1.5 V (default) or 1.8 V. If 2.5 V is intended for the RGMII I/O, connect this pin with the 2.5 V regulator output at pin 10 (VDDH_REG).
AVDDL	8, 13, 19, 44	Ρ	1.1 V analog input. Connect to pin 47 through a bead.
DVDDL	47	Р	1.1 V digital core power input. Connect to power inductor directly and 10 μ F+0.1 μ F ceramic capacitors to GND.
VDD33	4	Р	3.3 V input for internal switching regulator
AVDD33	16	Р	3.3 V input for PHY, from VDD33 through a bead

Table 2-1	Signal to pin	descriptions	(cont.)
-----------	---------------	--------------	---------

Table 2-2 Not connected pin

Symbol	Pin
NC	22

2.3 Power-on strapping

Table 2-3 lists the pin-to-PHY core power-on strapping configurations.

PHY pin	PHY core configuration signal	Description	Default internal weak pull-up/down
RXD0	PHYADDRESS0	LED_ACT and RXD[1:0] set the lower	0
RXD1	PHYADDRESS1	three bits of the physical address. The upper two bits of the physical address are	0
LED_ACT	PHYADDRESS2	set to 00.	1
RX_DV	MODE[0]	Mode select bit 0	0
RXD2	MODE[1]	Mode select bit 1	0
RX_CLK	MODE[2]	Mode select bit 2	0
RXD3	MODE[3]	Mode select bit 3	0
LED_1000	External interrupt select	An external 10 k Ω pull-down resistor is required.	1

Table 2-3	Power-on	strapping pins
-----------	----------	----------------

1. 0 = Pull-down, 1 = Pull-up.

2. Power-on strapping pins are latched during power-up reset or warm hardware reset.

3. Because the MAC device input pins can be driven high or low during power-up or reset, PHY power-on strapping status can be affected by the MAC side. In this case, an external 10 kΩ pull-down or pull-up resistor is required to ensure stable status.

2.3.1 Mode definition

Table 2-4 lists the mode definition.

Mode [3:0]	Description
0000	10BASE-Te/100BASE-TX/1000BASE-T, RGMII
0001	10BASE-Te/100BASE-TX/1000BASE-T, SGMII
0010	1000BASE-X, RGMII, 50 Ω
0011	1000BASE-X, RGMII, 75 Ω
0100	Converter mode between 1000BASE-X and 1000BASE-T media, 50 Ω
0101	Converter mode between 1000BASE-X and 1000BASE-T media, 75 Ω
0110	100BASE-FX, RGMII, 50 Ω
0111	Converter mode between 100BASE-FX and 100BASE-TX media, 50 Ω
1011	Copper/fiber auto-detection, RGMII
1110	100BASE-FX, RGMII mode, 75 Ω
1111	Converter mode between 100BASE-FX and 100BASE-TX media, 75 Ω
Others	Reserved
The 50 Ω (typical)	or 75 Ω is the single-ended output impedance.

Table 2-4 Mode definition

The AR8033 Ethernet transceiver is an low cost GbE PHY. The highly integrated Analog Front End (AFE) and Digital Signal Processing (DSP) architecture ensures robust performance combined with substantial cost reduction. The AR8033 Ethernet transceiver provides physical layer functions for half/full-duplex 10BASE-Te, 100BASE-TX and full-duplex 1000BASE-T Ethernet to transmit and receive high-speed data over standard Category 5 (CAT5) un-shielded twisted pair cable.

The AR8033 10/100/1000 PHY is fully IEEE 802.3ab compliant, and supports Reduced Gigabit Media-Independent Interface (RGMII) to connect to a Gigabit-capable MAC.

The AR8033 Ethernet transceiver combines echo canceller, Near End Cross Talk (NEXT) canceller, feed-forward equalizer, joint Viterbi, feedback equalizer, and timing recovery, to enhance signal performance in noisy environments.

Table 3-1 lists feature comparison among the AR8031, AR8033, and AR8035 family.

Feature	AR8031	AR8033	AR8035
RGMII	Yes	Yes	Yes
SGMII	Yes	Yes	_
Cu Ethernet ⁽²⁾	Yes	Yes	Yes
EEE (IEEE 802.3az)	Yes	Yes	Yes
Wake-on-LAN	Yes	Yes	Yes
SerDes/Fiber ⁽³⁾	Yes	Yes	_
1588v2	Yes	-	_
Sync-E	Yes	Yes	_
Packaging	48-pin	48-pin	40-pin

Table 3-1	AR8031, AR8033, and AR8035 comparison
-----------	---------------------------------------

2. 10BASE-Te, 100BASE-TX, and 1000BASE-T are supported.

3. 100BASE-FX and 1000BASE-X are supported.

3.1 Operation modes

3.1.1 Copper

Figure 3-1 shows the copper operating mode for AR8033.




Figure 3-1 Copper operating mode

SGMII is serial GMII with significantly less signal pins than required for GMII to connect with MAC/SoC. After copper-side link is established, SGMII passes the copper-side link status (link, speed, duplex) to MAC side for building the link. SGMII shares the same SerDes with the fiber port.

MAC requires to configure RGMII (including speed, duplex and pause) according to PHY link status.

The following ways can be used for MAC to get the information:

- Through PHY specific status register copper page (MII register offset 0x11)
- Through interrupt function

Interrupt enable register (MII register offset 0x12) must be enabled and the interrupt status can be retrieved in Interrupt status register (MII register offset 0x13). When the controller gets the interrupt, check the interrupt source and link status in MII register 0x11.

- Through inband status (RGMII)
- Through auto-negotiation (SGMII)

For RGMII, by default AR8033 adds 2 ns delay for RX_CLK reference to RXD to meet the MAC input setup and hold time. The MAC to PHY direction requires to add 2 ns typical delay of GTX_CLK reference to TXD for PHY to capture the data.

3.1.2 Fiber

Figure 3-2 shows the fiber operating mode for AR8033.




Figure 3-2 Fiber operating mode

AR8033 supports both 1000BASE-X and 100BASE-FX modes configured by power-on strapping pins (see "Power-on strapping" on page 18) or by bits[3:0] MODE_CFG of Chip configure register. In fiber mode, the TRXP[3:0] and TRXN[3:0] pins can be left floated.

In MII registers, offset addresses (0x0, 0x1, 0x4, 0x5, 0x6, 0x7, 0x8 and 0x11) can be used as either copper page or fiber page.

For fiber mode, set 0x1F[15] = 0 to select fiber page. Then check the link status (including link, speed, duplex and pause) in PHY specific status register — fiber page (MII register offset 0x11).

See "Copper" on page 21 for the other settings.

The fiber interface cannot auto-detect the link speed.

- When set to 1000BASE-X mode, AR8033 works only in 1000 Mbps.
- When set to 100BASE-FX mode, AR8033 works only in 100 Mbps.

3.1.3 Media Converter

Figure 3-3 shows the media converter operating mode for AR8033.




Figure 3-3 Media converter operating mode

AR8033 supports the following converter modes:

- 100BASE-FX fiber to 100BASE-TX copper
- 1000BASE-X fiber to 1000BASE-T copper

The converter mode can be configured by power-on strapping pins (see "Power-on strapping" on page 18) or by bits[3:0] MODE_CFG in Chip configure register. The register configuration takes effect immediately. Three LEDs are used to indicate fiber interface status.

In converter mode, auto-negotiation is running independently on fiber and copper interfaces. The link status can be checked from copper page and fiber page respectively.

- Chip configure register
 - □ Bit[15]: BT_BX_REG_SEL
 - -1 = Select copper page.
 - 0 = Select fiber page.

Offset addresses (0x0, 0x1, 0x4, 0x5, 0x6, 0x7, 0x8 and 0x11) can be used as either fiber page or copper page. See "Registers" on page 55 for details.

When the fiber and copper interfaces link up to the same speed, packets can go through the PHY. When 1000M converter mode (BX1000_CONV) is enabled, the copper port can still link to 100M with a 100M link partner, but packets cannot go through the PHY.

NOTE

- □ Because the two interfaces implement auto-negotiation individually, the controller is required to ensure that the duplex and pause of two remote link partners are matched.
- □ In converter mode, the RGMII signal can be left floated.

3.1.4 Auto-Media Detect (Combo)

AR8033 supports auto-media detect feature which allows MAC to detect active link partners and process data from copper or fiber interface according to the priority setting and link status. The copper and fiber work modes can be enabled simultaneously by setting the mode bit to 1011 by power-on strapping pin or bits[3:0] MODE_CFG in Chip configure register.

- No fiber or cable connection: Both interfaces enter power saving mode.
- Fiber connected: RGMII fiber mode. The PHY uses signal detection from SerDes along with the synchronization state machine to recognize a valid connection.
- Copper connected: RGMII copper mode. The PHY recognizes copper connection through power transmitted over the copper line.
- Combo mode: When active link partners over both fiber and copper are detected, the PHY operation mode is defined by priority setting. Priority is configured by Chip configure register:
 - □ Bit[10]: PRIORITY_SEL
 - 0 = Copper

-1 = Fiber

In auto-media detect mode, fiber port can be configured to 1000BASE-X or 100BASE-FX by Chip configure register:

- Bit[8]: FIBER_MODE_AUTO
 - \square 1 = 1000BASE-X (default)
 - \Box 0 = 100BASE-FX

3.2 Transmit functions

Table 3-2 lists the transmit function encoder modes.

Table 3-2	Transmit function	encoder modes
-----------	-------------------	---------------

Mode	Description
1000BASE-T	In 1000BASE-T mode, AR8033 scrambles Tx data bytes from the MAC interfaces and encodes them into 4D five-level PAM signals over the four pairs of CAT5 cable.
100BASE-TX	In 100BASE-TX mode, 4-bit data from the MII is 4B/5B serialized, scrambled, and encoded to a 3-level MLT3 sequence transmitted by the PMA.
10BASE-Te	In 10BASE-Te mode, AR8033 transmits and receives Manchester-encoded data.

3.3 Receive functions

3.3.1 Decoder modes

Table 3-3 lists the receive function decoder modes.

 Table 3-3
 Receive function decoder mode

Mode	Description
1000BASE-T	In 1000BASE-T mode, the PMA recovers the 4D PAM signals after accounting for the cabling conditions such as skew among the four pairs, the pair swap order, and the polarity of the pairs. The resulting code group is decoded into 8-bit data values. Data stream delimiters are translated appropriately and data is output to the MAC interfaces.
100BASE-TX	In 100BASE-TX mode, the receive data stream is recovered and descrambled to align to the symbol boundaries. The aligned data is then parallelized and 5B/4B decoded to 4-bit data. This output runs to the MII receive data pins after data stream delimiters have been translated.
10BASE-Te	In 10BASE-Te mode, the recovered 10BASE-Te signal is decoded from Manchester then aligned.

L

3.3.2 Analog-to-Digital converter

Each Rx channel includes an advanced high speed ADC with high resolution for better Signal-to-Noise Ratio (SNR) and lower error rates.

3.3.3 Echo canceller

Because hybrid circuit is used to transmit and receive simultaneously on each pair, echo occurs when the transmitter is not perfectly matched to the line. Connector or cable imperfections, such as patch panel discontinuity and variations in cable impedance along the twisted pair cable, can also result in drastic SNR degradation on the Rx signal.

The adaptive digital echo canceller is used to compensate for the varied channel conditions that result in SNR degradation on the Rx signal.

3.3.4 NEXT canceller

The 1000BASE-T physical layer uses all four twisted pairs to transmit data which incurs significant high frequency crosstalk occurs between adjacent pairs.

Three parallel NEXT cancellers are thus integrated on each Rx channel to cancel high frequency crosstalk by subtracting an estimate noise signals from the equalizer output.

3.3.5 Baseline wander canceller

Baseline wander occurs on Ethernet links AC-coupled to the transceiver. When the AC-coupling cannot maintain voltage levels for a specific time, the transmitted pulses are distorted which results in erroneous sampled values for affected pulses.

The baseline wander cancellation circuit continuously monitors and compensates for this issue, minimizing the impact of DC baseline shift on the overall error rate.

3.3.6 Digital adaptive equalizer

The digital adaptive equalizer, using a combination of Feedforward Equalizer (FFE) and Decision Feedback Equalizer (DFE), removes inter-symbol interference at the receiver by filtering unequalized signals from ADC output for optimized SNR.

3.3.7 Auto-negotiation

The auto-negotiation function for 10BASE-Te/100BASE-TX/1000BASE-T Copper complies with IEEE 802.3 clauses 28 and 40.

Auto-negotiation provides a mechanism to exchange information between a pair of link partners to choose the optimized mode of operation in terms of speed, duplex modes, and master/slave preference. Auto-negotiation is initiated upon any of the following scenarios:

Power-on reset

- Hardware reset
- Software reset
- Auto-negotiation restart
- Transition from power-down to power-up
- Link down

When auto-negotiation is disabled, the operation speed mode can be manually selected using the IEEE MII register 0.

NOTE In 10BASE-Te/100BASE-TX, when one end disables auto-negotiation (force mode) and the other end enables auto-negotiation (advertise half-duplex), the link can be established and the end with auto-negotiation enabled works in half-duplex mode. So if the end in force mode is in half-duplex mode, the information transmission between the two link partners works normally; if the end in force mode is in full-duplex mode, mismatch occurs between the two link partners. The link cannot be established in 1000BASE-T under similar situation.

3.3.8 Smartspeed

The Smartspeed function is an enhanced feature of auto-negotiation that allows the AR8033 device to downgrade in speed based on cabling conditions. With Smartspeed enabled, after a configurable number (MII Register 14.4:2) of failed attempts, the PHY automatically downgrades the highest ability it advertises to the next lower speed: from 1000 to 100 to 10.

The Smartspeed feature is enabled by default. See "Smart speed register" on page 85 for detailed information.

- Bit[5]: SMARTSPEED EN
 - \Box 1 = Enables Smartspeed (default)
 - \square 0 = Disables Smartspeed
- Bits[4:2]: SMARTSPEED RETRY LIMIT

Sets the number of link attempts before adjusting

■ Bit[1]: BYPASS_SMARTSPEED_TIMER

Timer to determine the stable link condition

NOTE The Smartspeed enable bit requires a software reset to take effect after writing bit[15] in Control register — copper page (0x0) to 1. When Smartspeed function is disabled, write bit[8] in Smart speed register (0x14) to 1, rather than change bit[9] in 1000BASE-T control register (0x9), to disable 1000BASE-T full-duplex link ability.

3.3.9 Automatic MDI/MDIX crossover

During auto-negotiation, the automatic MDI/MDIX crossover function automatically determines and sets the required MDI configuration, eliminating the need for external crossover cable.

The algorithm described in IEEE 802.3 clause 40.4.4 ensures that only one device performs the required crossover when the remote device implements automatic MDI crossover as well.

For 1000BASE-T, swap can happen only between pair A and pair B, or pair C and pair D. See Table 3-4.

A (1, 2)	B (3, 6)	C (4, 5)	D (7, 8)	Normal MDI
B (3, 6)	A (1, 2)	D (7, 8)	C (4, 5)	Normal MDI-X
A (1, 2)	B (3, 6)	D (7, 8)	C (4, 5)	Normal MDI with pair swap on C and D pair
B (3, 6)	A (1, 2)	C (4, 5)	D (7, 8)	Normal MDI-X with pair swap on C and D pair

Table 3-4 Supported MDI pair combinations

3.3.10 Polarity correction

If cable polarity is incorrectly wired, the polarity correction function automatically corrects polarity errors on the receive pairs in 1000BASE-T, 100BASE-TX, and 10BASE-Te modes.

3.4 Loopback modes

3.4.1 Digital loopback

Digital loopback loops transmitted data back to the receiver using digital circuit in the AR8033 device. Figure 3-4 and Figure 3-5 show the block diagrams for the digital loopbacks.




Figure 3-4 Digital loopback in copper mode




Figure 3-5 Digital loopback in fiber mode

Configuring internal loopback

MII register settings for PHY internal digital loopback mode selection:

- 1000M loopback: register 0x0 = 0x4140
- 100M loopback: register 0x0 = 0x6100
- 10M loopback: register 0x0 = 0x4100

3.4.2 External cable loopback

External cable loopback loops RGMII/SGMII Tx to RGMII/SGMII Rx through complete digital and analog path and an external cable. This function is used to test the digital data paths and the analog circuits. Figure 3-6 shows a block diagram of external cable loopback.




Figure 3-6 External cable loopback

Configuring external cable loopback

To configure external cable loopback:

- 1. Plug in an external loopback cable (1 wiring 3, 2 wiring 6, 4 wiring 7, and 5 wiring 8).
- 2. Set bit[15] PS_HIB_EN of External loopback selection register (Debug Register offset 0xB) to 0 to disable hibernate (power saving) mode.
- 3. Set bit[0] EXT_LPBK of External loopback selection register (Debug Register offset 0x11) to 1 to enable external loopback.
- 4. Set MII Register 0x0 to select loopback modes:
 - \square 1000M loopback: register 0x0 = 0x8140
 - \square 100M loopback: register 0x0 = 0xA100
 - \square 10M loopback: register 0x0 = 0x8100
 - **NOTE** When cable is removed and reconnected to 1000M mode, the register 0x0 must be configured to 0x8140 again to establish PHY link.

3.4.3 Remote PHY loopback

In remote PHY loopback mode, the data from MDI Rx is looped back to MDI Tx to enable the remote link partner to detect the connectivity in the loop.

Figure 3-7 shows the block diagram of the remote PHY loopback.




Figure 3-7 Remote PHY loopback

Configuring remote PHY loopback

To enable remote PHY loopback, set bit[0] of MMD3 — RemotePHY loopback register (MMD3 Register offset 0x805A) to 1.

NOTE When remote loopback is enabled, packets from link partner still appear at RGMII.

3.5 Cable diagnostic test

The Cable Diagnostic Test (CDT) feature uses Time Domain Reflectometry (TDR) technology to identify malfunctions in remote and local PHYs, bad or marginal cable, patch cord segments and connectors.

The following are the problems that can be possibly diagnosed using CDT:

- Open
- Short
- Cable impedance mismatch
- Bad connector
- Termination mismatch
- Bad magnetic

The CDT can be performed when no link partner is present or the link partner is auto-negotiating.

Configuring CDT

To perform the cable diagnostic test:

- 1. Set bits[9:8] MDI PAIR SELECT of Cable diagnostic test control register (offset 0x16) to select the MDI pair to be tested.
- 2. Set bit[0] ENABLE TEST of Cable diagnostic test control register (offset 0x16) to 1 to enable CDT.
- 3. Check bits[9:8] STATUS of Cable diagnostic test status register (offset 0x1C) for cable status.
- 4. Check bits[7:0] DELTA_TIME of Cable diagnostic test status register (offset 0x1C) for delta time. The distance between the faulty point and PHY is [delta time] \times 0.824.

3.6 Fiber mode support

Besides standard 10/100/1000 BASE-T copper port support, AR8033 provides additional IEEE 1000BASE-X and 100BASE-FX support in fiber applications through integrated SerDes. AR8033 can work in RGMII mode to fiber, 100BASE-FX to 100BASE-TX, and 1000BASE-X to 1000BASE-T.

Besides 1000BASE-X and 100BASE-FX support, AR8033 supports IEEE 802.3 remote Fault Indication and Fault Propagation in fiber application.

3.6.1 IEEE 802.3 remote fault indication support

Remote Fault allows stations on a fiber optic link to detect when a problem occurs on the link. Without Remote Fault, a station cannot detect a problem that affects only one fiber such as transmit direction fiber.

With Remote Fault, the loss of a Receive signal (Link) causes the transmitter to send a special pattern of data indicating that a fault has occurred. 84 "1"s followed by a single "0" is sent three times, in-band, and is readily detectable by the remote station. This data is constructed not to satisfy the 100BASE-X carrier sense criterion, so the message is not interpreted as normal traffic. If the remote station has Remote Fault, the link is dropped. If the remote station does not have Remote Fault, the special data pattern is ignored.

AR8033 indicates whether or not a Remote Fault pattern has been received from the remote station using the Remote Fault Status Bit. This Remote Fault Status Bit can be Propagated (see "Fault propagation" on page 30) to the copper links on both ends of a fiber link. In case of a detected fault, both ends of the link can be notified of the failure in this way. This is particularly useful given that the distances fiber links are generally used over.

3.6.2 Fault propagation

In the converter (Fiber to Copper) application, the AR8033 supports the fault propagation function. This function allows the fault in the Fiber link to be propagated to the twist-pair connection and enables both sides of PC or router to detect the link down status. With link fault propagation, system administrators can notice the link failure within a short period of time, minimizing the loss caused by this problem.

To process fault propagation for 1000BASE-X providing that the two PHYs are both AR8033 in converter mode:

- 1. 1000BASE-X restarts auto-negotiation when the Rx path of fiber on media converter-A detects no signal or is link down.
- 2. If converter-A fiber keeps link down for about 40 ms, converter-A copper is shut off.
- 3. Because of fiber of converter-A in auto-negotiation, fiber of converter-B is also link down.
- 4. If converter-B fiber keeps link down for about 40 ms, converter-B copper is shut off.

To process fault propagation for the 100BASE-FX providing that the two PHYs are both AR8033 in converter mode:

- 1. The copper is shut off when the Rx path of fiber on media converter-A detects no signal or is link down for about 40 ms.
- 2. The media converter-A sends Far-End-Fault message back on Tx fiber to alert right media converter-B of link loss when the Rx path of its Fiber detects no signal or is link down.
- 3. The converter-B fiber is link down.
- 4. The copper is shut off after fiber of converter-B keeps link down for about 40 ms.

Figure 3-8 shows the Fiber Fault mechanism.




Figure 3-8 Fiber fault propagation or re-auto-negotiation

3.7 LED interface

The LED interface can be controlled by the PHY or manually, independent of the state of the PHY. The LED pins can be programmed to indicate the following status:

- Operation speed
- Traffic mode
- Link

Figure 3-9 and Figure 3-10 show the reference designs for the LED interface.




Figure 3-9 Reference design for LED, active high




Figure 3-10 Reference design for LED, active low

The active status of LED_ACT and LED_1000 depends on power-on strapping mode. When the interface is strapped high, the LED interface is active low; when strapped low, the LED interface is active high.

The active status of LED_10_100 depends on LED_1000 power-on strapping mode and thus LED_10_100 and LED_1000 use the same LED reference design.

The default LED functions are listed in Table 3-5.

Symbol 10M link 10M active 100M link 1000M active 1000M link 1000M active								
LED_10_100 OFF OFF ON ON OFF OFF								
LED_1000 OFF OFF OFF OFF ON ON								
LED_ACT ON BLINK ON BLINK ON BLINK								
ON = active; OFF = inactive								

	Table 3-5	Default LED status
--	-----------	--------------------

80-Y0618-2 Rev A

See Table 3-6 for LED status in RGMII to fiber mode.

Symbol	100Mbps link	100Mbps active	1000Mbps link	1000Mbps active		
LED_10_100	ON	ON	OFF	OFF		
LED_1000	OFF	OFF	ON	ON		
LED_ACT	ON	BLINK	ON	BLINK		
ON = active; OFF = inactive						

Table 3-6 BaseX LED status

NOTE In converter mode, the LEDs show the fiber port link and active status only. The LED_1000 cannot be controlled manually. The LED_ACT and LED_10_100 can be controlled by MII Registers 0x18 and 0x19.

3.8 Power supplies

One external power supply is required:

■ 3.3 V

Internal power rails are:

- 3.3 V
- 2.5 V
- 1.1 V
- 1.8/1.5 V

AR8033 integrates a switch regulator to convert 3.3 V to 1.1 V with high efficiency for core power rail.

Two embedded LDOs are integrated to support 2.5, 1.5/1.8 V RGMII I/O voltages. When working at 2.5 V RGMII I/O, connect the VDDH_REG pin to VDDIO_REG pin directly. The 2.5 V to 1.5/1.8 V regulator can be set to any mode because the output voltage is same as input which causes regulator shutdown. When working at 2.5 V RGMII I/O, AR8033 can connect with 3.3 V RGMII I/O. Because the input can bear 3.3 V logic signal, the output logic VoH and VoL can satisfy the 3.3 V LVCMOS/LVTTL requirements. See "Electrical Characteristics" on page 43 for parameter details.

Figure 3-11 shows the reference design for 2.5/3.3 V RGMII voltage level.




Figure 3-11 Reference design, 2.5/3.3 V RGMII I/O

When working at 1.5/1.8 V RGMII I/O, disconnect VDDH_REG and VDDIO_REG and set the internal LDO to output the right voltage. The 1.5 V or 1.8 V selection is configured by bit[3] in PHY control debug register 0 (debug register 0x1F).

Figure 3-12 shows the reference design for 1.5/1.8 V RGMII voltage level.




Figure 3-12 Reference design, 1.5/1.8 V RGMII I/O

3.9 Management interface

The management interface, compliance with IEEE 802.3u clause 22, provides access to the internal registers of PHYs via the MDC and MDIO pins. MDC is sourced by the station management entity to the PHY as the timing reference for transfer of information on the MDIO signal.

MDIO is a bidirectional signal between the PHY and the STA. It is used to transfer control information and status between the PHY and the STA. Control information is driven by the STA synchronously with respect to MDC and is sampled synchronously by the PHY. Status information is driven by the PHY synchronously with respect to MDC and is sampled synchronously by the STA.

MDIO is an open-drain I/O and requires an external 1.5 k Ω pull-up resistor.

Table 3-7 and Table 3-8 describe the management interface format.

Table 3-7	Management interfac	e frame fields
-----------	---------------------	----------------

	PRE	ST	OP	PHYAD	REGAD	TA	DATA	IDLE
--	-----	----	----	-------	-------	----	------	------

80-Y0618-2 Rev A MAY CON

Table 3-7	Management interface frame fields	(cont.)
-----------	-----------------------------------	---------

READ	11	01	10	AAAAA	RRRRR	Z0	DDDDDDDDDDDDDDD	Z
WRITE	11	01	01	AAAAA	RRRRR	10	DDDDDDDDDDDDDDD	Z

Table 3-8 Management interface field definitions

Field	Definition
PRE	A sequence of 32 contiguous single logic bits on MDIO with corresponding cycles on MDC to provide PHY with a pattern for synchronization.
ST	2-bit start of frame
OP	2-bit operation code. 10 = read transaction, 01 = write transaction
PHYAD	5-bit PHY device address. The bits[2:0] in the PHY address are configured by power-on strapping, thus eight PHYs can be connected to a single management interface. The PHYs connected to the same bus have unique PHY addresses. The first PHY address bit transmitted and received is the MSB of the address.
REGAD	5-bit register address. The 5-bit register address allows 32 registers to be addressed at each PHY. The first register address bit transmitted and received is the MSB of the address.
ТА	2-bit field to avoid contention during a read operation.
	In read operation, both MAC and PHY are at high-impedance state for the first bit time. The PHY drives a zero during the second bit time of the turnaround.
	In write operation, the MAC must drive 10.
DATA	16-bit data from accessed register. MSB is transmitted first.
IDLE	High-impedance without driving state of the MDIO. At least one clocked idle state is required between frames.

3.10 Timing synchronization

3.10.1 Synchronous Ethernet

Synchronous Ethernet (Sync-E) is a timing synchronization method implemented at the physical layer.

The AR8033 transceiver supports synchronous Ethernet for 100BASE-TX and 1000BASE-T applications by offering one recovered clock from the network line-side. This recovered clock output (CLK_25M) can be configured to 25 MHz (default), 50 MHz, 62.5 MHz or 125 MHz, to meet the ITU-T recommendations G.8261/Y.1361. The network node can use this recovered clock to replace local clock sources and drive the local system. Therefore all distributed nodes in the system use the same network clock to support synchronous and timing sensitive services like T1/E1 service over Ethernet.

CLK_25M

Figure 3-13 shows the CLK_25M in reference to power-up and reset timing.




Figure 3-13 CLK_25M timing

When power is stable, CLK_25M is stable in 5 ms.

CLK_25M can output clock for system application. If not used, it can be left floated.

If used in synchronous Ethernet, CLK_25M is divided from the DSP clock recovered from the line side; if not used in synchronous Ethernet or linked down, the 50, 62.5, or 125 MHz clock is divided from PLL that references the local clock; the 25 MHz clock is from oscillator directly not from PLL.

If CLK_25M output is used as a stable system reference, configure AR8033 to PLL ON mode by setting bit[2] to 1 in PHY control debug register 0 (debug register 0x1F). In PLL OFF mode, when entering hibernation mode, AR8033 shuts down internal PLL and thus causes CLK_25M output to drop periodically. The 25 MHz clock does not drop periodically.

CLK_25M outputs 25 MHz clock from local crystal by default. When CLK_25 is configured to output 50, 62.5 or 125 MHz clock, the output is reset to default 25 MHz after hardware reset.

See "MMD7 — CLK 25M clock select register" on page 108 for details.

In RGMII to fiber (1000BASE-X/100BASE-FX) mode, PHY recovers clock from received data. This recovered clock is sent out from the RX_CLK pin. The RX_CLK pin can be used as Sync-E recovered clock that is synchronous with the link partner output reference clock.

In 1000BASE-X mode, RX_CLK outputs 125 MHz; in 100BASE-FX mode, RX_CLK outputs 25 MHz.

NOTE Clear to default value on hardware reset. If the fiber interface SerDes is not getting any valid energy for about ten seconds, AR8033 enters hibernation mode (power saving mode). In hibernation mode, RX_CLK is turned off. To enable RX_CLK to always output valid clock, write MMD7 Register 0x8005[15] = 0 to turn off SerDes hibernation mode.

3.11 Green ETHOS feature

3.11.1 Low power modes

The AR8033 device supports the low power mode with software power-down.

To enter the standard IEEE power-down mode, set the bit[11] POWER_DOWN of Control register — copper page or Control register — fiber page to 1. In this mode, AR8033 ignores all MAC interface signals except the MDC/MDIO and does not respond to any activity on the media side.

AR8033 cannot wake up on its own and is only waken up by setting the POWER_DOWN bit to 0.

3.11.2 Short cable power mode

Given cable length of less than 30 meters, Qualcomm Atheros proprietary Green ETHOS power saving technology saves 25% power consumption over standard consumption on 100-meter CAT5 cable.

3.11.3 Hibernation mode

Hibernation mode yields very low power consumption compared with normal operation mode.

When cable is unplugged, AR8033 enters hibernation mode in about 10 seconds. When cable is reconnected, AR8033 wakes up to restore normal function.

3.12 IEEE 802.3az

IEEE 802.3az provides a mechanism to reduce power consumption between data packets bursts. Two operating states are supported: active state for normal data transfer, and Low Power Idle (LPI) state for power saving between the data packet bursts.

The link partners enter LPI state by sending short refresh signals to maintain the link. In the lowpower state, PHY shuts down most of the analog and digital blocks. In Ethernet network where systems stay in non-burst mode most of time, therefore over 90% power can be saved with LPI enabled.

During link establishment, both link partners exchange information through auto-negotiation to determine if both parties are LPI-capable.

Legacy Ethernet products are supported.

The link states for IEEE 802.3az include:

- Active: Act in regular mode for transmitting or receiving data.
- Sleep: Send specific signal to inform remote link partner of entering low-power state.
- Quiet: No signal transmitted on media. Most of the analog and digital blocks are shut down.


- Refresh: Periodically send specific training signal to maintain timing recovery and equalizer coefficients.
- Wake: Send specific wake-up signal to remote link partner to inform of entering Active state.

IEEE 802.3az LPI is supported on 100BASE-TX and 1000BASE-T.

100BASE-TX EEE allows asymmetrical operation that allows Tx or Rx to enter the LPI mode independently.

1000BASE-T EEE requires symmetrical operation that both Tx and Rx must enter the LPI mode simultaneously.

Figure 3-14 shows the IEEE 802.3az operating states for AR8033.



Td: Decision time, higher-layer control policy timing

Ts: Sleep time, Min. duration Sleep symbols sent before going to Quiet

Tq: Quiet duration, Max. duration PHY remains Quiet before Refresh

Tr: Refresh duration, Min. duration HY sends Refresh symbols

Tw: Wake time, Max. period to permit the receiving system to wake up

Figure 3-14 Operating states — 802.3az LPI mode

Figure 3-15 shows the IEEE 802.3az operating power modes for AR8033.




Figure 3-15 Operating power modes — 802.3az LPI mode

3.13 SmartEEE

Qualcomm Atheros proprietary SmartEEE is compatible with IEEE 802.3az and allows legacy MAC devices (without IEEE 802.az support) into systems providing full IEEE 802.3az support. SmartEEE is enabled by default after power-on or hardware reset.

SmartEEE checks egress data flow at a specific interval to see if any packets being transmitted. If no packet is detected, SmartEEE enters LPI mode. When packets come while the PHY is at LPI mode, AR8033 takes 16.5 μ s (typical) to wake up (as defined by IEEE 802.3az) and sends out the data after the time configured in the register. AR8033 provides internal buffer for caching egress data to ensure no packet loss before wakeup.

In SmartEEE mode, the RGMII Rx direction does not generate LPI pattern, thus only normal packets and idle packets can appear on the RGMII. No Tx LPI pattern is generated for MACs without EEE capability because LPI is generated inside PHY according to SmartEEE mechanism. For MACs with EEE capability, SmartEEE control registers can be set to bypass SmartEEE function MMD3 Register 0x805D[8].

NOTE

- □ For typical application, adjusting the default register setting is not recommended.
- □ The wait time before entering LPI mode is configured by MMD3 SmartEEE control 2 register and bits[7:0] LPI_TIMER of MMD3 SmartEEE control 3 register.
- The wakeup time from LPI mode to sending out data can be configured by MMD3 SmartEEE control 1 register. This setting is used for collaboration with link partner for customized purpose.

3.14 Wake-on-LAN

Wake-on-LAN (WoL) is a mechanism to manage and regulate the total network power consumption. AR8033 supports the following WoL features:

 Supports automatic detection of a specific frame and notification via dedicated hardware interrupt pin. The specific frame contains a specific data sequence located anywhere inside the packet. The data sequence consists of 6 bytes of consecutive 1 (0xFFFFFFFFFFFFF), followed by 16 repetitions of the MAC address of the computer to be waken up. The 48-bit MAC address is written in MMD3 0x804A, 0x804B, 0x804C registers.

For example, to write a specific MAC address (0xAAAABBBBBCCCC) to PHY, write MMD3 0x804A = 0xAAAA, 0x804B = 0xBBBB, and 0x804C = 0xCCCC. The PHY internal MAC address can be set to any value.

NOTE The MAC address is not a real MAC address and is only a symbol to indicate the content of the frame.

Figure 3-16 shows the WoL system application structure.




Figure 3-16 WoL system application structure

- Two hardware pins can be used for triggering WoL interrupt:
 - \square Active low signal through the INT pin. When the interrupt bit in register 0x12[0] is set to 1, AR8033 generates interrupt at the reception of WoL packet.
 - □ Active with pulse width of 32 clock cycles through the WOL_INT pin at the reception of WoL packet. Clock frequencies for different traffic rates are:
 - 1000 Mbps: 125 MHz
 - 100 Mbps: 25 MHz
 - 10 Mbps: 2.5 MHz

For example, if the link speed is 1000 Mbps, the clock frequency is 125 MHz and the clock cycle is 8 ns, the WoL is active with a 32×8 ns low pulse.

When WoL interrupt occurs, the bit[0] INT_WOL_PTP in Interrupt status register (MII Register 0x13) is set to 1. This bit is cleared after read operation.

When the bit[0] INT_WOL_PTP in Interrupt enable register is set to 1, the external INT pin is triggered when interrupt occurs. When the bit[0] INT_WOL_PTP is cleared to 0, the external INT pin cannot be triggered even when interrupt occurs.

NOTE

- Because PHY requires to receive packets from the line side, PHY cannot be powered down. If the link partner supports Energy Efficient Ethernet function, both ends can use EEE mode to save more power.
- □ In LPI mode, the controller can use WoL function to turn off unused circuits to save power. When receiving WoL interrupt from PHY, the controller can wake up to work.
 - Control register copper page or Control register fiber page (MII Register 0x0)
 - Bit[10] ISOLATE: When this bit is set to 1, the RGMII output pins are tri-stated. The RGMII inputs are ignored. This bit can be used to save more power of PHY in system power saving mode. When receiving WoL packet, this bit is cleared automatically.
- □ The bit[5] WOL_EN in MMD3 PTP1588 control register (MMD3 0x8012) is used to enable or disable WoL function.

Programming INT work mode and active polarity

- 1. Power on by default configuration.
 - □ If INT is configured as interrupt function by power-on strapping (LED_1000 externally pulled-down), INT is active low.
 - □ If LED_1000 is pulled-up, write MMD7 0x8016[12] = 1 to enable the interrupt function for the INT pin.
- 2. Select INT polarity.

Write MMD7 0x801A[13] = 0 to set interrupt active high (by default the value is 1, active low).

4.1 Absolute maximum ratings

Table 4-1 summarizes the absolute maximum ratings for the AR8033 Ethernet transceiver. Absolute maximum ratings are those values beyond which damage to the device can occur. Functional operation under these conditions, or at any other condition beyond those indicated in the operational sections of this document, is not recommended.

Symbol	Parameter	Max rating	Unit
VDD33/AVDD33	3.3 V supply voltage	3.8	V
AVDDL	1.1 V analog supply voltage	1.6	V
DVDDL	1.1 V digital core supply voltage	1.6	V
T _{store}	Storage temperature	-65 to 150	°C
HBM	Electrostatic discharge tolerance — human body model	±2000	V
MM	Machine model	±200	V
Vmin	Supply voltage min	-0.3	V

Table 4-1 Absolute maximum ratings

4.2 Recommended operating conditions

Table 4-2 lists the recommended operating conditions for the AR8033 Ethernet transceiver.

Symbol	Parameter	Min	Тур	Max	Unit
VDD33/AVDD33	3.3 V supply voltage	3.15	3.3	3.45	V
VDDH_REG	2.5 V analog/digital	2.4	2.62	2.75	V
AVDDL/DVDDL	1.1 V analog/digital with on-chip regulator	1.04	1.1	1.17	V
T _{ambient}	Ambient temperature for normal operation — Commercial chip version AR8033-AL1A	0	-	70	°C
	Ambient temperature for normal operation — Industrial chip version AR8033-AL1B	-40	-	85	°C

Table 4-2 Recommended operating conditions

Table 4-2 Recommended operating conditions (cont.	Table 4-2	Recommended o	perating	conditions	(cont.)
---	-----------	---------------	----------	------------	---------

TJ	Junction temperature	-40	-	125	°C
Ψ _{JT}	Thermal Dissipation Coefficient	_	3	_	°C/W

NOTE External regulators are optional for supplying AVDDL/DVDDL. For industrial version, external AVDDL/DVDDL inputs must be within the range of 1.2 V ± 5%. For commercial version, external AVDDL/DVDDL inputs must be within the range of 1.1 V - 5% and 1.2 V + 5%.

NOTE The following condition must be satisfied:

 $T_{Jmax} > T_{Cmax} + \Psi_{JT} \times P_{Typical}$

Where:

I

 T_{Jmax} = Maximum allowable junction temperature

 T_{Cmax} = Maximum allowable case temperature

 Ψ_{JT} = Thermal dissipation coefficient

P_{Typical} = Typical power dissipation

4.3 **RGMII characteristics**

Table 4-3 shows the RGMII DC characteristics with 2.5/3.3V I/O supply.

Table 4-3	RGMII DC characteristics — 2.5/3.3V I/O supply
-----------	--

Symbol	Parameter	Min	Max	Unit
I _{IH}	Input high current	-	15	μA
I _{IL}	Input low current	-15	-	μA
V _{IH}	Input high voltage	1.7	3.5	V
V _{IL}	Input low voltage	GND - 0.3	0.7	V
V _{OH}	Output high voltage	2.4	2.8	V
V _{OL}	Output low voltage	GND - 0.3	0.4	V

Table 4-4 shows the RGMII DC characteristics with 1.8 V I/O supply.

Table 4-4 RGMII DC characteristics — 1.8V I/O supply

Symbol	Parameter	Min	Мах	Unit
V _{IH}	Input high voltage	1.4	2.1	V
V _{IL}	Input low voltage	GND - 0.3	0.4	V

Table 4-4 RGMII DC characteristics — 1.8V I/O supply (cont.)

V _{OH}	Output high voltage	1.5	1.9	V
V _{OL}	Output low voltage	-	0.3	V

Table 4-5 shows the RGMII DC characteristics with 1.5 V I/O supply.

Table 4-5 RGMII DC characteristics — 1.5 I/O supply

Symbol	Parameter	Min	Max	Unit
V _{IH}	Input high voltage	1.2	1.8	V
V _{IL}	Input low voltage	GND - 0.3	0.3	V
V _{OH}	Output high voltage	1.3	1.57	V
V _{OL}	Output low voltage	-	0.2	V

Figure 4-1 shows the RGMII input AC timing diagram.




Figure 4-1 RGMII input timing diagram

Table 4-6 shows the RGMII input AC characteristics.

Table 4-6 RGMII AC characteristics — no internal delay

Symbol	Parameter	Min	Тур	Max	Unit
T _{setupR}	Data to clock input setup time (at receiver)	1.0	2.0	_	ns
T _{holdR}	Data to clock input hold time (at receiver)	1.0	2.0	_	ns
setup ar PHY inte	 If the transmitter side (MAC) does not add internal delay or PCB trace delay for GTX_CLK, the input setup and hold time minimum must be within ±0.5 ns. GTX_CLK precise 2.4 ns delay can be added in PHY internal by setting bit[8] RGMII_TX_CLK_DLY = 1 in SerDes test and system mode control register (Debug Register 0x5). 				

2. For 1000BASE-T, both the rising and falling edges are used to sample the data.

3. For 10BASE-Te/100BASE-TX, only the rising edge is used to sample the data.

RX_CLK hardware reset adds typical 2 ns delay internally by default, so the MAC side has sufficient setup and hold time for sampling. Figure 4-2 shows the RGMII output AC timing with internal delay added diagram.




Figure 4-2 RGMII output AC timing diagram with internal delay added

Table 4-7 shows the RGMII AC characteristics with delay added.

Table 4-7 RGMII AC characteristics — with internal delay added (default)

Symbol	Parameter	Min	Тур	Max	Unit		
T _{setupT}	Data to clock output setup (at transmitter — integrated delay)	1.2	2.0	_	ns		
T _{holdT}	Clock to data output hold (at transmitter — integrated delay)	1.2	2.0	-	ns		
	1. RX_CLK delay can be disabled by setting bit[15] SEL_CLK125M_DSP = 0 in Analog test control register (Debug Register 0x0).						
	(Debug Register 0x0). If RX_CLK delay is disabled in PHY, the RX_CLK to RXD edge delay is within ±500 ps requiring the MAC side to add internal delay or PCB trace delay.						

4.4 SerDes and SGMII characteristics

Table 4-8 shows the Driver DC characteristics.Table 4-8 Driver DC characteristics

Symbol	Parameter	Min	Typical	Max	Unit
Voh	Output voltage high	-	950	1050	mV
Vol	Output voltage low	500	650	-	mV
Vring	Output ringing	_	_	10	%
Vod	Output differential voltage	-	Programmable 300 (default)		mV
Vos	Output offset voltage	750	800	850	mV
Ro	Output impedance (single-ended) 50ohm termination	40	50	60	ohm
	Output impedance (single-ended) 75ohm termination	60	75	90	ohm
Delta Ro	Mismatch in a pair	_	-	10	%
Delta VOD	Change in V _{OD} between "0" and "1"	-	-	25	mV

Symbol	Parameter	Min	Typical	Max	Unit
Delta Vos	Change in V _{OS} between "0" and "1"	_	_	25	mV
lsa,lsb	Output current on short to GND	_	_	40	mA
Isab	Output current when a, b are shorted	_	_	12	mA
lxa,lxb	Power off leakage current	_	_	10	mA
Dutput differential voltage can be configured by register MMD7 0x8011 [15:13].					

Table 4-8 Driver DC characteristics (cont.)

Table 4-9 shows the Receiver DC characteristicsTable 4-9 Receiver DC characteristics

Symbol	Parameter	Min	Typical	Max	Unit
Vio	Internal offset voltage	730	825	930	mV
Vih	Input single voltage high	-	1050	1150	mV
Vil	Input single voltage low	500	600	-	mV
Vidth	Input differential threshold	-50	-	+50	mV
Vhyst	Input differential hysteresis	25	-	_	mV
Rin	Receiver differential input impedance 50ohm termination	80	100	120	ohm
	Receiver differential input impedance 75ohm termination	120	150	180	ohm

Table 4-10 shows the Driver AC characteristics.Table 4-10 Driver AC characteristics

tfall	Vod fall time (20%-80%)	100	200	ps
trise	Vod rise time (20%-80%)	100	200	ps
Tskew1	Skew between two members of a differential pair	-	20	ps

4.5 MDIO timing

Figure 4-3 shows the MDIO AC timing diagram.




Figure 4-3 MDIO AC timing diagram

	Table 4-11	MDIO AC	characteristic
--	------------	---------	----------------

Symbol	Parameter	Min	Тур	Max	Unit
tmdc	MDC period	40	-	-	ns
tmdcl	MDC low period	16	_	_	ns
tmdch	MDC high period	16	-	-	ns
tmdsu	MDIO to MDC rising setup time	10	-	-	ns
tmdhold	MDIO to MDC rising hold time	10	_	-	ns
tmdelay	MDC to MDIO output delay	0	4	-	ns

4.6 MDIO/MDC DC characteristic

 Table 4-12
 MDIO/MDC DC characteristic

Symbol	Parameter	Min	Мах	Unit
V _{OH}	Output high voltage	2.4	_	V
V _{OL}	Output low voltage	_	0.4	V
V _{IH}	Input high voltage	1.7	_	V
V _{IL}	Input low voltage	_	0.7	V
I _{IH}	Input high current	-	0.4	mA
I _{IL}	Input low current	-0.4	-	mA

Downloaded from Arrow.com.

4.7 Clock characteristics

AR8033 supports both crystal and external clock input as reference. The basic principle for selecting crystal and load capacitance is to make the oscillation stable at 25 MHz \pm 50 ppm. Crystal with 25 MHz \pm 30 ppm frequency tolerance is preferred with two 27 pF NPO ceramic capacitors. The capacitors can be changed according to actual crystal selection and board level test results under full application temperature and voltage ranges.




Figure 4-4 External crystal

Symbol	Parameter	Min	Тур	Max	Unit
Ff	Crystal fundamental frequency	-	25	_	MHz
Ft	Frequency tolerance	-30ppm	_	+30ppm	MHz
Cs	Shunt capacitance	-	7	_	pF
CI	Load capacitance	-	15	_	pF
Vo	I/O voltage level (for drive level evaluation)	-	1.2	_	V
DL	Drive level	-	300	-	μW
ESR	Equivalent series resistance	-	30	50	Ω

Table 4-13 Recommended crystal parameters

Table 4-14 External clock input characteristic

Symbol	Parameter	Min	Тур	Max	Unit
T_XI_PER	XI Clock Period	40.0 - 50ppm	40.0	40.0 + 50ppm	ns
T_XI_HI	XI Clock High	14	20.0	-	ns
T_XI_LO	XI Clock Low	14	20.0	-	ns
T_XI_RISE	XI Clock Rise Time, VIL (max) to VIH (min)	-	-	4	ns
T_XI_FALL	XI Clock Fall time, VIL (max) TO VIH (min)	-	_	4	ns
V_IH_XI	The XI input high level	0.8	1.2	1.5	V
V_IL_XI	The XI input low level voltage	-0.3	0	0.15	V
C _{IN}	Load capacitance	-	1	2	pF

80-Y0618-2 Rev A

Jitter _{RMS}	Period broadband RMS jitter	_	_	15	ps
Jitter _{pk-pk}	Period broadband peak to peak jitter	-	_	100	ps

Table 4-14 External clock input characteristic (cont.)

Table 4-15 CLK_25M output characteristics

Symbol	Min	Тур	Мах	Unit
Frequency	-50ppm	25, 50, 62.5, 125	+50ppm	MHz
Output high voltage	2.3	2.62	2.8	V
Output low voltage	GND - 0.3	-	0.4	V
Clock period jitter (peak-to-peak) ¹⁾	_	680	-	ps
Clock cycle to cycle period jitter (peak-to-peak) ¹⁾	_	400	-	ps

1. Jitter characteristics is for 125 MHz output.

2. Jitter is broadband period jitter with 1000000 samples.

- 3. Output frequency stability depends on the crystal circuit oscillation frequency or input clock frequency stability.
- 4. If CLK_25M is not used, it can be left floated. If it is used, external 22 Ω serial resistor is required for signal integrity.
- 5. If it is used as a chip reference clock, pay attention to the input requirement, especially the jitter. For reliable application such as Giga switch/PHY reference clock, a jitter attenuation circuit is required.

4.8 Power pin current consumption

Table 4-16 shows the current consumption for the power pins.Table 4-16 Power pin consumption

Symbol	Voltage range	Current (max)
AVDDL	1.1 V ± 5%	50.8 mA
DVDDL	1.1 V ± 5%	113.7 mA
AVDD33	3.3 V ± 5%	63.8 mA
VDDIO_REG	Connect VDDH_REG 2.5 V	20.9 mA

4.9 Typical power consumption parameters

The following conditions apply to the typical characteristics unless otherwise specified:

VCC = 3.3 V (1.1 V switching regulator integrated and 50 mW RGMII power included).Table 4-17 Total system power

Symbol	Condition	Total current (mA)	LED consumption (mA)	Total power consumption without LED (mW)
P _{LDPS}	Link down, power saving mode	3	0	9.9
P _{PWD}	Power down mode	7	0	23.1
RGMII + Copp	er mode			
P _{1000F}	1000BASE-T full-duplex line speed	120	2.7	396
P _{1000idle}	1000BASE-T idle	105	4	346.5
P _{100F}	100BASE-TX full-duplex line speed	30	3.5	99
P _{100idle}	100BASE-TX idle	29	4	95.7
P _{10F}	10BASE-Te full-duplex line speed	25	1	82.5
P _{10idle}	10BASE-Te idle	5	1.5	16.5
RGMII + Copp	er mode 802.az enabled			
P _{1000idle}	1000BASE-T idle	18.5	4	61.1
P _{100idle}	100BASE-TX idle	16.4	4	54.1
Qualcomm At	heros Proprietary Green ETHOS® Po	ower Savings F	Per Cable Length	1
P _{1000F 20m}	1000BASE-T full-duplex 20m cable	90	2.7	297
P _{1000idle 20m}	1000BASE-T idle 20m cable	81	4	267.3
P _{1000F} 100m	1000BASE-T full-duplex 100m cable	120	2.7	396
P _{1000idle} 100m	1000BASE-T idle 100m cable	105	4	346.5
P _{1000F 140m}	1000BASE-T full-duplex 140m cable	135	2.7	445.5
P _{1000idle 140m}	1000BASE-T idle 140m cable	123	4	405.9
RGMII + Fiber	mode			
P _{1000F}	1000BASE-X full-duplex line speed	27	2.7	89.1
P _{1000idle}	1000BASE-X idle	25	4	82.6
P _{100F}	100BASE-FX full-duplex line speed	17	3.5	56
P _{100idle}	100BASE-FX idle	17	4	56
RGMII + Fiber	Converter mode			
P _{1000F}	1000BASE-T to 1000BASE-X full-duplex line speed	143	2.7	471.9
P _{1000idle}	1000BASE-T to 1000BASE-X idle	134	4	442.2
P _{100F}	100BASE-TX to 100BASE-FX full-duplex line speed	38	3.5	125.4
P _{100idle}	100BASE-TX to 100BASE-FX idle	37	4	122.1

80-Y0618-2 Rev A

L

Symbol	Condition	Total current (mA)	LED consumption (mA)	Total power consumption without LED (mW)
SGMII + Copp	er mode			
P _{1000F}	1000BASE-T full-duplex line speed	141	2.7	465.3
P _{1000idle}	1000BASE-T idle	133	4	438.9
P _{100F}	100BASE-TX full-duplex line speed	39	4	128.7
P _{100idle}	100BASE-TX idle	38	4	125.4
SGMII + Copper mode 802.3az enabled				
P _{1000idle}	1000BASE-T idle	27	4	89.1
P _{100idle}	100BASE-TX idle	23	4	75.9

Table 4-17 Total system power (cont.)

NOTE Power consumption test results are based on the demo board.

4.10 Power-on sequence, reset and clock

4.10.1 Power-on sequence

AR8033 only requires a single 3.3 V power supply input. The 1.1 V core and 2.5 V, 1.8/1.5 V voltages are generated by AR8033 internal regulators. So the AR8033 power-on sequence to establish the power rails stability is met internally.

4.10.2 Reset and clock timing

The AR8033 hardware reset requires the clock to take effect. Input clock including the crystal and external input clock must be stable for at least 1 ms before RESET can be de-asserted. For chip reliability, an external clock must be input after the power-on sequence.

Figure 4-5 shows the reset timing diagram.




Figure 4-5 Reset timing diagram

NOTE When using crystal, clock is generated internally after the power is stable. To get reliable power-on reset, keep asserting the reset low signal long enough to ensure that the clock is stable and clock-to-reset (1 ms) requirement is satisfied.

4.11 Digital pin design guide

Pin type	Pin description	Reset asserted	Reset de-asserted (Normal working level)
Input	TXD[3:0] TX_EN GTX_CLK	Input, internal weak PD	Input, based on RGMII I/O voltage level set
I/O	RXD[3:0] RX_DV RX_CLK	Input, internal weak PD	Output, based on RGMII I/O voltage level set
I/O	LED_1000 LED_ACT LED_10_100	Input, internal weak PU	Output, 2.5 V (VDDH_REG)
Input	MDC	Input, internal weak PU	Input, 2.5 V (3.3 V tolerant)
I/O	MDIO	Input, internal weak PU	I/O, 2.5 V (3.3 V tolerant)
Input	RSTn	Input, no weak PU	Input, 2.5 V (3.3 V tolerant)
Output	INT WOL_INT	Output, kept driving low	Open drain output (default), based on externa PU voltage level
Output	CLK_25M	Output, output clock	Output, 2.5 V (VDDH_REG)

Table 4-18 Digital pin designs

80-Y0618-2 Rev A

L

I

Table 4-18	Digital	pin designs	(cont.)
------------	---------	-------------	---------

Pin type	Pin description	Reset asserted	Reset de-asserted (Normal working level)
Output	PPS	Output, kept driving high	2.5 V (VDDH_REG), internal RTC clock output
Input	SD	Input, weak PD	Input, V_{IH} min = 0.7 V, V_{IL} max = 0.4 V. Input must be lower than 1.4 V.
support 2. Power operat for LE	 When MDC/MDIO/RESET acts as an input, V_{IH} min is 1.7 V, V_{IL} max is 0.7 V, thus the chip supports 2.5/3.3 V LVTTL/LVCMOS level signal input. Power-on strapping pins are input when reset is asserted. They are output during normal operation. External pull-up to VDDIO_REG for RGMII signal, and to 2.5 V (VDDH_REG) for LED are recommended 		
4. SD is detect	 RESET and MDIO can be pulled up to 2.5 V (VDDH_REG) or 3.3 V. SD is a backup solution used for signal detection. Because AR8033 integrates the signal detection function in SerDes, leaving the pin floated is recommended. When the pin is pulle high, valid signal is detected; when pulled low, no valid signal is detected. 		

I

5 Registers

Three types of registers are present on AR8033:

- IEEE defined 32 MII registers, referred to as "MII Registers" in this document
 - □ MII registers are accessed directly through the management frame.
- Debug registers defined by Qualcomm Atheros, referred to as "Debug Registers" in this document
 - \Box Write the offset address of debug register to 0x1D.
 - \square Read/write the data from/to 0x1E.
- IEEE defined MDIO Manageable Device (MMD) register, referred to as "MDIO Interface (MMD3/MMD7) Registers" in this document
 - MMD registers are accessed by reading/writing MMD access control register (MII register 0xD) and MMD access data register (MII register 0xE).

Example: Writing 0x8000 to register 0x0 of MMD3

- 1. Write 0x3 to MII register 0xD to set the device address of the MMD register.
- 2. Write 0x0 to MII register 0xE to set the offset address of the MMD register.
- 3. Write 0x4003 to MII register 0xD to keep the device address.
- 4. Read MII register 0xE to check the data from register 0x0 of MMD3.
- 5. Write 0x8000 to MII register 0xE, that is register 0x0 of MMD3.

NOTE Read operation follows the process 1 to 4.

5.1 Register bit type

Table 5-1 shows the register bit types.

Table 5-1 Register bit types

Туре	Description
LH	Register field with latching high function. If status is high, then the register is set to one and remains set until a read operation is performed through the management interface or a reset occurs.
LL	Register field with latching low function. If status is low, then the register is cleared to a zero and remains cleared until a read operation is performed through the management interface or a reset occurs.

80-Y0618-2 Rev A

Table 5-1	Register bit types	(cont.)
-----------	--------------------	---------

Туре	Description
Retain	Value written to a register field takes effect without a software reset.
SC	Self-clear. Writing a one to this register causes the desired function to execute immediately, and the register field clears to zero when the function is complete.
Update	The value written to the register field does not take effect until a software reset is executed. The value can still be read after it is written.

5.2 MII registers

Table 5-2	Register	summary
-----------	----------	---------

Offset	Register
0x00	"Control register — copper page" on page 57 "Control register — fiber page" on page 58
0x01	"Status register — copper page" on page 60 "Status register — fiber page" on page 61
0x02	"PHY identifier 1 register" on page 63
0x03	"PHY identifier 2 register" on page 63
0x04	"Auto-negotiation advertisement register — copper page" on page 64 "Auto-negotiation advertisement register — fiber page" on page 66
0x05	"Auto-negotiation link partner ability register — copper page" on page 67 "Auto-negotiation link partner ability register — fiber page" on page 69
0x06	"Auto-negotiation expansion register — copper page" on page 70 "Auto-negotiation expansion register — fiber page" on page 70
0x07	"Auto-negotiation next page transmit register — copper page" on page 71 "Auto-negotiation next page transmit register — fiber page for 1000BASE-X, SGMII" on page 72
0x08	"Auto-negotiation link partner next page register — copper page" on page 72 "Auto-negotiation link partner next page register — fiber page for 1000BASE-X, SGMII" on page 73
0x09	"1000BASE-T control register" on page 74
0x0A	"1000BASE-T status register" on page 76
0x0B	Reserved
0x0C	Reserved
0x0D	"MMD access control register" on page 77
0x0E	"MMD access data register" on page 77
0x0F	"Extended status register" on page 77
0x10	"PHY specific function control register" on page 78
0x11	"PHY specific status register — copper page" on page 79 "PHY specific status register — fiber page" on page 81

80-Y0618-2 Rev A

Offset	Register
0x12	"Interrupt enable register" on page 82
0x13	"Interrupt status register" on page 83
0x14	"Smart speed register" on page 85
0x15	Reserved
0x16	"Cable diagnostic test control register" on page 86
0x17	Reserved
0x18	"LED control register" on page 86
0x19	"Manual LED override register" on page 87
0x1A	Reserved
0x1B	"Copper/fiber status register" on page 88
0x1C	"Cable diagnostic test status register" on page 90
0x1D	"Debug port — address offset register" on page 90
0x1E	"Debug port — dataport register" on page 90
0x1F	"Chip configure register" on page 91

Table 5-2 Register summary (cont.)

I

■ When 0x1F[15] = 0, the MII register shows fiber page.

• When 0x1F[15] = 1, the MII register shows copper page.

For typical application, poll the PHY specific status register to get link/speed/duplex information and then configure MAC before sending and receiving packets.

5.2.1 Control register — copper page

Offset: 0x00

Bit	Name	Тур	e	Description
15	RESET	Mode	R/W	
		HW Rst.	0	immediate PHY reset. When the operation is done, this bit is cleared automatically.
		SW Rst.	SC	1 = PHY reset
				0 = Normal operation
14	LOOPBACK	Mode	R/W	When loopback is activated, the transmitter data on
		HW Rst.	0	TXD is looped back to RXD internally. 1 = Enable loopback
		SW Rst.	0	0 = Disable loopback
13	SPEED	Mode	R/W	Force speed = {bit[6] SPEED SELECTION (MSB),
	SELECTION (LSB)	HW Rst.	1	bit[13] SPEED SELECTION (LSB)} 00 = 10 Mbps
		SW Rst.	Retain	01 = 100 Mbps
				10 = 1000 Mbps
				11 = Reserved

80-Y0618-2 Rev A

Bit	Name	Тур	е	Description	
12	AUTO-	Mode	R/W	1 = Enable auto-negotiation process	
	NEGOTIATION	HW Rst.	1	0 = Disable auto-negotiation process	
		SW Rst.	Retain		
11	POWER DOWN	Mode	R/W	When the port is switched from power down to normal	
		HW Rst.	0	operation, software reset and restart Auto-negotiation are performed even when bit[15] RESET and bit[9]	
		SW Rst.	0	RESTART AUTO-NEGOTIATION are not set.	
				1 = Power-down	
				0 = Normal operation	
10	ISOLATE	Mode	R/W	The RGMII output pins are tri-stated when this bit is 1. The RGMII inputs are ignored.	
		HW Rst.	0	1 = Isolate	
		SW Rst.	0	0 = Normal operation	
9	RESTART AUTO-	Mode	R/W,		
	NEGOTIATION		SC	software reset regardless of whether this bit is set or not.	
		HW Rst.	0	1 = Restart auto-negotiation process	
		SW Rst.	0	0 = Normal operation	
8	DUPLEX MODE	Mode	R/W	1 = Full-duplex	
		HW Rst.	1	0 = Half-duplex	
		SW Rst.	Retain		
7	COLLISION TEST	Mode	R/W	Setting this bit to 1 asserts the COL pin whenever the	
		HW Rst.	0	TX_EN pin is asserted. 1 = Enable COL signal test	
		SW Rst.	0	0 = Disable COL signal test	
6	SPEED	Mode	R/W	See bit[13] SPEED SELECTION (LSB)	
	SELECTION (MSB)	HW Rst.	0	-	
		SW Rst.	0		
5:0	RESERVED	Mode	R/O	Always 0	
		HW Rst.	0		
		SW Rst.	0	1	

5.2.2 Control register — fiber page

Offset: 0x00

Bit	Name	Туре		Description
15	RESET	Mode	R/W	PHY software reset. Writing 1 to this bit causes
		HW Rst.	0	immediate PHY reset. When the operation is done, this bit is cleared automatically.
		SW Rst.	SC	1 = PHY reset
				0 = Normal operation

80-Y0618-2 Rev A

L

Bit	Name	Тур	e	Description
14	LOOPBACK	Mode HW Rst.	R/W 0	100BASE-FX, 1000BASE-X, SGMII loopback. When loopback is activated, 10-bit TXD to SerDes is looped back to 10-bit RXD.
		SW Rst.	0	1 = Enable loopback
				0 = Disable loopback
13	SPEED	Mode	R/W	Only for SGMII
	SELECTION (LSB)	HW Rst.	0	Force speed = {bit[6] SPEED SELECTION (MSB), bit[13] SPEED SELECTION (LSB)}:
		SW Rst.	Retain	00 = 10 Mbps
				01 = 100 Mbps
				10 = 1000 Mbps
				11 = Reserved
				The force speed is valid only when bit[12] AUTO- NEGOTIATION is 0.
12	AUTO-	Mode	R/W	For 1000BASE-X, SGMII:
	NEGOTIATION	HW Rst.	1	1 = Enable auto-negotiation process
	-	SW Rst.	1	0 = Disable auto-negotiation process
				No auto-negotiation in 100BASE-FX
11	POWER DOWN	Mode	R/W	For 100BASE-FX, 1000BASE-X, SGMII mode:
		HW Rst.	0	When the port is switched from power-down to normal operation, software reset and restart Auto-Negotiation
		SW Rst.	Retain	are performed even when bit[15] RESET and bit[9] RESTART AUTO-NEGOTIATION are not set.
				1 = Power-down, shut off SerDes
				0 = Normal operation
10	ISOLATE	Mode	R/W	Not implement
		HW Rst.	0	
		SW Rst.	0	
9	RESTART AUTO- NEGOTIATION	Mode	R/W, SC	For 1000BASE-X, SGMII: Auto-negotiation automatically restarts after hardware or
		HW Rst.	0	software reset regardless of whether or not this bit is set.
		SW Rst.	SC	1 = Restart auto-negotiation process
				0 = Normal operation
8	DUPLEX MODE	Mode	R/W,	Takes effect in 1000BASE-X auto-negotiation disable
		HW Rst.	1	(bit[12] AUTO-NEGOTIAION = 0) mode, or 100BASE- FX mode:
		SW Rst.	Retain	1 = Full-duplex
L				0 = Half-duplex
7	COLLISION TEST	Mode	R/W	N/A
		HW Rst.	0	
		SW Rst.	0	
6	SPEED SELECTION (MSB)	Mode	R/W	See bit[13] SPEED SELECTION (LSB)
	SELECTION (NISB)	HW Rst.	1	
		SW Rst.	Retain	

L

I

Bit	Name	Туре		Description
5:0	RESERVED	Mode	R/W	Always 0
		HW Rst.	0	
		SW Rst.	0	

5.2.3 Status register — copper page

Offset: 0x01

L

Bit	Name	Ту	ре	Description	
15	100BASE-T4	Mode	RO	100BASE-T4	
		HW Rst.	0	Always 0	
		SW Rst.	0	 This protocol is not available. 1 = PHY supports 100BASE-T4. 	
				0 = PHY does not support 100BASE-T4.	
14	100BASE-TX	Mode	RO	Always 1	
	FULL-DUPLEX	HW Rst.	1	1 = PHY supports 100BASE-TX full-duplex.	
		SW Rst.	1	0 = PHY does not support 100BASE-TX full-duplex.	
13	100BASE-TX	Mode	RO	Always 1	
	HALF-DUPLEX	HW Rst.	1	1 = PHY supports 100BASE-TX half-duplex.	
		SW Rst.	1	─ 0 = PHY does not support 100BASE-TX half-duplex.	
12	10BASE-T FULL-	Mode	RO	Always 1	
	DUPLEX	HW Rst.	1	1 = PHY supports 10BASE-T full-duplex.	
		SW Rst.	1	0 = PHY does not support 10BASE-T full-duplex.	
11	10BASE-T HALF-	Mode	RO Always 1	Always 1	
	DUPLEX	HW Rst.	1	1 = PHY supports 10BASE-T half-duplex.	
		SW Rst.	1	- 0 = PHY does not support 10BASE-T half-duplex.	
10	100BASE-T2	Mode	RO	Always 0	
	FULL-DUPLEX	HW Rst.	0	1 = PHY supports 100BASE-T2.	
		SW Rst.	0	- 0 = PHY does not support 100BASE-T2.	
9	100BASE-T2	Mode	RO	Always 0	
	HALF-DUPLEX	HW Rst.	0	1 = PHY supports 100BASE-T2.	
		SW Rst.	0	- 0 = PHY does not support 100BASE-T2.	
8	EXTENDED	Mode	RO	Always 1	
	STATUS	HW Rst.	1	Extended status information in Extended status	
	SW Rst. 1	register			
7	RESERVED	Mode	RO	Always 0	
		HW Rst.	0	_	
		SW Rst.	0		

Bit	Name	Ту	pe	Description	
6	MF PREAMBLE	Mode	RO	Always 1	
	SUPPRESSION	HW Rst.	1	1 = PHY accepts management frames with preamble suppressed.	
		SW Rst.	1	0 = PHY does not accept management frames with preamble suppressed.	
5	AUTO-	Mode	RO	1 = Auto-negotiation process completed	
	NEGOTIATION COMPLETE	HW Rst.	0	0 = Auto-negotiation process not completed	
		SW Rst.	0		
4	REMOTE FAULT	Mode	RO, LH	1 = Remote fault condition detected	
		HW Rst.	0	0 = Remote fault condition not detected	
		SW Rst.	0		
3	AUTO-	Mode	RO	1 = PHY supports auto-negotiation.	
	NEGOTIATION ABILITY	HW Rst.	1	0 = PHY does not support auto-negotiation.	
		SW Rst.	1		
2	LINK STATUS	Mode	RO, LL	This bit indicates whether the link was lost since the	
		HW Rst.	0	last read. For the current link status, see bit[10] LINK (REAL-TIME) of register PHY specific status register	
		SW Rst.	0	— copper page.	
				1 = Link is up	
				0 = Link is down	
1	JABBER DETECT	Mode	RO, LH	1 = Jabber condition detected	
		HW Rst.	0	0 = Jabber condition not detected	
		SW Rst.	0		
0		Mode	RO	Always 1	
	CAPABILITY	HW Rst.	1	1 = Extended register capabilities	
		SW Rst.	1		

5.2.4 Status register — fiber page

Offset: 0x01

Bit	Name	Туре		Description	
15	100BASE-T4	Mode	RO	100BASE-T4	
		HW Rst.	0	This protocol is not available.	
		SW Rst.	0	Always 0 1 = PHY supports 100BASE-T4. 0 = PHY does not support 100BASE-T4.	
14	100BASE-FX	Mode	RO	Always 1	
	FULL-DUPLEX	HW Rst.		1 = PHY supports 100BASE-FX full-duplex.	
		SW Rst.	1	0 = PHY does not support 100BASE-FX full-duplex.	

Bit	Name	Ту	pe	Description	
13	100BASE-FX	Mode	RO	Always 1	
	HALF-DUPLEX	HW Rst.	1	1 = PHY supports 100BASE-FX half-duplex.	
		SW Rst.	1	0 = PHY does not support 100BASE-FX half-duplex.	
12	10BASE-X FULL-	Mode	RO	Always 0	
	DUPLEX	HW Rst.	0	1 = PHY supports 10BASE-X full-duplex.	
		SW Rst.	0	0 = PHY does not support 10BASE-X full-duplex.	
11	10BASE-X HALF-	Mode	RO	Always 0	
	DUPLEX	HW Rst.	0	1 = PHY supports 10BASE-X half-duplex.	
		SW Rst.	0	0 = PHY does not support 10BASE-X half-duplex.	
10	100BASE-T2	Mode	RO	Always 0	
	FULL-DUPLEX	HW Rst.	0	1 = PHY supports 100BASE-T2.	
		SW Rst.	0	0 = PHY does not support 100BASE-T2.	
9	100BASE-T2	Mode	RO	Always 0	
	HALF-DUPLEX	HW Rst.	0	1 = PHY supports 100BASE-T2.	
		SW Rst.	0	- 0 = PHY does not support 100BASE-T2.	
8	EXTENDED	Mode	RO	Always 1	
	STATUS	HW Rst.	1	Extended status information in Extended status register	
		SW Rst.	1	-	
7	RESERVED	Mode	RO	Always 0	
		HW Rst.	0		
		SW Rst.	0		
6	MF PREAMBLE	Mode	RO	Always 1	
	SUPPRESSION	HW Rst.	1	1 = PHY accepts management frames with preamble	
		SW Rst.	1	suppressed. 0 = PHY does not accept management frames with	
				preamble suppressed.	
5	AUTO-	Mode	RO	1 = Auto-negotiation process complete	
	NEGOTIATION COMPLETE	HW Rst.	0	0 = Auto-negotiation process not complete	
		SW Rst.	0		
4	REMOTE FAULT	Mode	RO, LH	1 = Remote fault condition detected	
		HW Rst.	0	0 = Remote fault condition not detected	
		SW Rst.	0	1	
3	AUTO-	Mode	RO	Always 1	
	NEGOTIATION ABILITY	HW Rst.	1	1 = PHY supports auto-negotiation.	
		SW Rst.	1	0 = PHY does not support auto-negotiation.	

I

Bit	Name	Ту	ре	Description	
2	LINK STATUS	Mode	RO, LL	This bit indicates whether the link is lost since the last	
		HW Rst.	0	read. For the current link status, see bit[10] LINK (REAL-TIME) of register PHY specific status register —	
		SW Rst.	0	fiber page.	
				1 = Link is up	
				0 = Link is down	
1	JABBER DETECT	Mode	RO, LH	1 = Jabber condition detected	
		HW Rst.	0	0 = Jabber condition not detected	
		SW Rst.	0		
0		Mode	RO	Always 1	
	CAPABILITY	HW Rst.	1	1 = Extended register capabilities	
		SW Rst.	1		

5.2.5 PHY identifier 1 register

Offset: 0x02

1

Bit	Name	Туре		Description
15:0		Mode	RO	Always 0x004D
	UNIQUE IDENTIFIER BIT 3:18	HW Rst.	0x004D	Organizationally unique identifier bits[18:3]
		SW Rst.	0x004D	

5.2.6 PHY identifier 2 register

Offset: 0x03

Bit	Name	Ту	vpe	Description
15:0	ORGANIZATIONALLY	Mode	RO	Always 0xD074
	LSB. MODEL NUMBER	HW Rst.	0xD074	Organizationally unique identifier bits[19:24]
	REVISION NUMBER	SW Rst.	0xD074	

5.2.7 Auto-negotiation advertisement register — copper page

Offset: 0x04

Bit	Name	Ту	ре	Description
15	NEXT PAGE	Mode	R/W	The value of this bit is updated immediately after
		HW Rst.	0	writing this register. The value written to this bit takes effect only when any one of the following occurs:
		SW Rst.	Update	 Software reset is asserted (bit[15] RESET of Control register
				 Control register — copper page) Restart Auto-Negotiation is asserted (bit[9]
				RESTART AUTO-NEGOTIATION of Control register — copper page)
				 Power-down (bit[11] POWER DOWN of Control
				register — copper page) transitions from power down to normal operation
				Link goes down
				If 1000BASE-T is advertised, the required next pages are automatically transmitted. Bit[15] NEXT PAGE of
				Auto-negotiation advertisement register — copper page must be set to 0 if no additional next pages are
				required.
				1 = Advertise
		N4 da	50	0 = Not advertised
14	ACK	Mode	RO	Always 0
		HW Rst.	0	
40		SW Rst.	0	
13	REMOTE FAULT	Mode	R/W	1 = Set Remote Fault bit 0 = Do not set Remote Fault bit
		HW Rst.	0	
10		SW Rst.	Update	
12	XNP_ABLE	Mode	R/W	Extended next page enable control bit: 1 = Local device supports transmission of extended
		HW Rst.	Always 1	next pages.
		SW Rst.	Retain	0 = Local device does not support transmission of extended next pages.
11	ASYMMETRIC PAUSE	Mode	R/W	The value of this bit is updated immediately after writing this register. The value written to this bit takes
	FAUSE	HW Rst.	1	effect only when any one of the following occurs:
		SW Rst.	Update	 Software reset is asserted (bit[15] RESET of Control register — copper page)
				 Restart Auto-Negotiation is asserted (bit[9] RESTART AUTO-NEGOTIATION of Control register
				 register — copper page) Power-down (bit[11] POWER DOWN of Control
				register — copper page) transitions from power down to normal operation
				Link goes down
				1 = Asymmetric pause
				0 = No asymmetric pause

Bit	Name	Ту	ре	Description
10	PAUSE	Mode	R/W	The value of this bit is updated immediately after writing this register. The value written to this bit takes
		HW Rst.	1	effect only when any one of the following occurs:
		SW Rst.	Update	 Software reset is asserted (bit[15] RESET of Control register — copper page)
				 Restart Auto-Negotiation is asserted (bit[9] RESTART AUTO-NEGOTIATION of Control register — copper page)
				 Power-down (bit[11] POWER DOWN of Control register — copper page) transitions from power down to normal operation
				Link goes down
				1 = MAC PAUSE implemented
				0 = MAC PAUSE not implemented
9	100BASE-T4	Mode	RO	Always 0
		HW Rst.	0	1 = PHY supports 100BASE-T4.
		SW Rst.	0	0 = PHY does not support 100BASE-T4.
8	100BASE-TX FULL DUPLEX	Mode	R/W	The value of this bit is updated immediately after
		HW Rst.	1	writing this register. The value written to this bit takes effect only when any one of the following occurs:
		SW Rst.	Update	 Software reset is asserted (bit[15] RESET of Control register — copper page)
				 Restart Auto-Negotiation is asserted (bit[9] RESTART AUTO-NEGOTIATION of Control register — copper page)
				 Power-down (bit[11] POWER DOWN of Control register — copper page) transitions from power down to normal operation
				 Link goes down
				1 = Advertise
				0 = Not advertised
7	100BASE-TX HALF DUPLEX	Mode	R/W	The value of this bit is updated immediately after writing this register. The value written to this bit takes
		HW Rst.	1	effect only when any one of the following occurs:
		SW Rst.	Update	 Software reset is asserted (bit[15] RESET of Control register — copper page)
				 Restart Auto-Negotiation is asserted (bit[9] RESTART AUTO-NEGOTIATION of Control register — copper page)
				 Power-down (bit[11] POWER DOWN of Control register — copper page) transitions from power down to normal operation
				Link goes down
				1 = Advertise
				0 = Not advertised

I

Т

Bit	Name	Ту	ре	Description
6	10BASE-T FULL DUPLEX	Mode	R/W	The value of this bit is updated immediately after
	DUPLEX	HW Rst.	1	writing this register. The value written to this bit takes effect only when any one of the following occurs:
		SW Rst.	Update	 Software reset is asserted (bit[15] RESET of Control register — copper page)
				 Restart Auto-Negotiation is asserted (bit[9] RESTART AUTO-NEGOTIATION of Control
				 register — copper page) Power-down (bit[11] POWER DOWN of Control
				 Power-down (bit[11] POWER DOWN of Control register — copper page) transitions from power down to normal operation
				Link goes down
				1 = Advertise
				0 = Not advertised
5	5 10BASE-T HALF DUPLEX	Mode	R/W	The value of this bit is updated immediately after
		HW Rst.	1	writing this register. The value written to this bit takes effect only when any one of the following occurs:
		SW Rst.	Update	 Software reset is asserted (bit[15] RESET of Control register — copper page)
				 Restart Auto-Negotiation is asserted (bit[9] RESTART AUTO-NEGOTIATION of Control register — copper page)
				 Power-down (bit[11] POWER DOWN of Control register — copper page) transitions from power down to normal operation
				 Link goes down
				1 = Advertise
				0 = Not advertised
4:0	SELECTOR FIELD	Mode	RO	Selector field mode
		HW Rst.	1	Always 1
	SW Rst. 1 1 = IEEE 802.3	1 = IEEE 802.3		

5.2.8 Auto-negotiation advertisement register — fiber page

Offset: 0x04

Bit	Name	Туре		Description	
15	NEXT PAGE	Mode	R/W	This bit indicates if additional next pages are required.	
		HW Rst.	0	1 = Advertise	
		SW Rst.	Update	date 0 = Not advertised	
14	ACK	Mode	RO	Always 0	
		HW Rst.	0		
		SW Rst.	0		

I

L

Bit	Name	Ту)e	Description
13:12	REMOTE FAULT	Mode	R/W	00 = LINK_OK
		HW Rst.	00	
		SW Rst.	Update	10 = LINK_FAILURE 11 = AUTO_ERROR
11:9	RESERVED	Mode	R/W	-
		HW Rst.	0	
		SW Rst.	0	
8	ASYMMETRIC	Mode	R/W	1 = Asymmetric pause
	PAUSE	HW Rst.	0 = No asymmetric pause	0 = No asymmetric pause
		SW Rst.	Update	
7	PAUSE	Mode	R/W	1 = MAC PAUSE implemented
		HW Rst.	1	0 = MAC PAUSE not implemented
		SW Rst.	Update	
6	1000BASE-X HALF	Mode	R/W	1000BASE-X half-duplex ability
	DUPLEX	HW Rst.	0	
		SW Rst.	Retain	
5	1000BASE-X FULL	Mode	R/W	1000BASE-X full-duplex ability
	DUPLEX	HW Rst.	1	
		SW Rst.	Retain	
4:0	RESERVED	Mode	RO	Always 0
		HW Rst.	0	
		SW Rst.	0	

5.2.9 Auto-negotiation link partner ability register — copper page

Offset: 0x05

Bit	Name	Туре	e	Description
15	NEXT PAGE	Mode	RO	Received code word bit[15]
		HW Rst.	0	1 = Link partner supports Next Page
		SW Rst.	0	0 = Link partner does not support Next Page
14	ACK	Mode	RO	Acknowledge
		HW Rst.	0	Received code word bit[14]
		SW Rst.	0	1 = Link partner successfully received link code word0 = Link partner failed to receive link code word
13	REMOTE FAULT	Mode	RO	Remote fault
		HW Rst.	0	Received code word bit[13]
		SW Rst.	0	 1 = Link partner detects remote fault 0 = Link partner does not detect remote fault

Bit	Name	Туре		Description
12	RESERVED	Mode	RO	Technology ability field
		HW Rst.	0	Received code word bit[12]
		SW Rst.	0	
11	ASYMMETRIC	Mode	RO	Technology ability field
	PAUSE	HW Rst.	0	Received code word bit[11]
		SW Rst.	0	 1 = Link partner requests asymmetric pause 0 = Link partner does not request asymmetric pause
10	PAUSE	Mode	RO	
10	PAUSE			Technology ability field Received code word bit[10]
		HW Rst.	0	1 = Link partner supports pause operation
		SW Rst.	0	0 = Link partner does not support pause operation
9	100BASE-T4	Mode	RO	Technology ability field
		HW Rst.	0	Received code word bit[9]
		SW Rst.	0	1 = Link partner supports 100BASE-T4 0 = Link partner does not support 100BASE-T4
8	100BASE-TX FULL	Mode	RO	Technology ability field
	DUPLEX	HW Rst.	0	Received code word bit[8]
		SW Rst.	0	1 = Link partner supports 100BASE-TX full-duplex
				0 = Link partner does not support 100BASE-TX full- duplex
7	100BASE-TX HALF	Mode	RO	Technology ability field
	DUPLEX	HW Rst.	0	Received code word bit[7]
		SW Rst.	0	1 = Link partner supports 100BASE-TX half-duplex
				0 = Link partner does not support 100BASE-TX half- duplex
6	10BASE-T FULL	Mode	RO	Technology ability field
	DUPLEX	HW Rst.	0	Received code word bit[6]
		SW Rst.	0	1 = Link partner support 10BASE-T full-duplex 0 = Link partner does not support 10BASE-T full-duplex
5	10BASE-T HALF	Mode	RO	Technology ability field
5	DUPLEX	HW Rst.	0	Received code word bit[5]
				1 = Link partner supports 10BASE-T half-duplex
		SW Rst.	0	0 = Link partner does not support 10BASE-T half-duplex
4:0	SELECTOR FIELD	Mode	RO	Selector field
		HW Rst.	0	Received code word bit[4:0]
		SW Rst.	0	

L

I

5.2.10 Auto-negotiation link partner ability register — fiber page

Offset: 0x05

Bit	Name	Тур	e	Description
15	NEXT PAGE	Mode	RO	Received code word bit[15]
		HW Rst.	0	1 = Link partner supports Next Page
		SW Rst.	0	0 = Link partner does not support Next Page
14	ACK	Mode	RO	Acknowledge
		HW Rst.	0	Received code word bit[14]
		SW Rst.	0	 1 = Link partner received link code word 0 = Link partner does not have Next Page ability
13:12	REMOTE FAULT	Mode	RO	Remote fault
		HW Rst.	0	Received code word bit[13:12]
		SW Rst.	0	-
11:9	RESERVED	Mode	RO	-
		HW Rst.	0	-
		SW Rst.	0	-
8	ASYMMETRIC	Mode	RO	Technology ability field
	PAUSE	HW Rst.	0	Received code word bit[8]
		SW Rst.	0	 1 = Link partner requests asymmetric pause 0 = Link partner does not request asymmetric pause
7	PAUSE	Mode	RO	Technology ability field
		HW Rst.	0	Received code word bit[7]
		SW Rst.	0	 1 = Link partner supports pause operation 0 = Link partner does not support pause operation
6	1000 BASE-X	Mode	RO	Technology ability field
	HALF DUPLEX	HW Rst.	0	Received code word bit[6]
		SW Rst.	0	 1 = Link partner supports 1000BASE-X half-duplex 0 = Link partner does not support 1000BASE-X half- duplex
5	1000 BASE-X	Mode	RO	Technology ability field
	FULL DUPLEX	HW Rst.	0	Received code word bit[6]
		SW Rst.	0	 1 = Link partner supports 1000BASE-X full-duplex 0 = Link partner does not support 1000BASE-X full-duplex
4:0	RESERVED	Mode	RO	-
		HW Rst.	0	
		SW Rst.	0	

5.2.11 Auto-negotiation expansion register — copper page

Offset: 0x06

Bit	Name	Тур	e	Description
15:5	RESERVED	Mode	RO	Always 0
		HW Rst.	0	-
		SW Rst.	0	-
4	PARALLEL	Mode	RO	1 = A fault is detected
	DETECTION FAULT	HW Rst.	0	0 = No fault is detected
		SW Rst.	0	
3	LINK PARTNER	Mode	RO	1 = Link partner supports Next Page
	NEXT PAGE ABLE	HW Rst.	0	0 = Link partner does not support Next Page
		SW Rst.	0	
2	LOCAL NEXT	Mode	RO	1 = Local device supports Next Page
	PAGE ABLE	HW Rst.	1	0 = Local device does not support Next Page
		SW Rst.	1	
1	PAGE RECEIVED	Mode	RO, LH	1 = A new page is received
		HW Rst.	0	0 = No new page is received
			-	-
		SW Rst.	0	
0	LINK PARTNER	Mode	RO	1 = Link partner supports auto-negotiation
	AUTO- NEGOTIATION	HW Rst.	0	0 = Link partner does not support auto-negotiation
	ABLE	SW Rst.	0]

5.2.12 Auto-negotiation expansion register — fiber page

Offset: 0x06

Bit	Name	Туре		Description
15:4	RESERVED	Mode	RO	Always 0
		HW Rst.	0	
		SW Rst.	0	
3	LINK PARTNER NEXT PAGE ABLE	Mode	RO	For 1000BASE-X, SGMII:
		NEXT PAGE ABLE	HW Rst.	0
		SW Rst.	0	0 = Link partner does not support Next Page
2	LOCAL NEXT PAGE ABLE	Mode	RO	For 1000BASE-X, SGMII:
		HW Rst.	1	1 = Local device supports Next Page
		SW Rst.	1	0 = Local device does not support Next Page

80-Y0618-2 Rev A

Bit	Name	Туре		Description
1	PAGE RECEIVED	Mode	RO	For 1000BASE-X, SGMII:
		HW Rst.	0	1 = A new page is received
		SW Rst.	0	0 = No new page is received
0	LINK PARTNER	Mode	RO, LH	For 1000BASE-X, SGMII:
	AUTO NEGOTIATION	HW Rst.	0	1 = Link partner supports auto-negotiation
	ABLE	SW Rst.	0	0 = Link partner does not support auto-negotiation

5.2.13 Auto-negotiation next page transmit register — copper page

Offset: 0x07

I

L

Bit	Name	Туре		Description
15	NEXT PAGE	Mode	R/W	Transmit code word bit[15]
		HW Rst.	0	
		SW Rst.	0	
14	RESERVED	Mode	R/W	Transmit code word bit[14]
		HW Rst.	0	
		SW Rst.	0	
13	MESSAGE PAGE MODE	Mode	R/W	Transmit code word bit[13]
		HW Rst.	1	-
		SW Rst.	1	
12	ACK2	Mode	R/W	Transmit code word bit[12]
		HW Rst.	1	
		SW Rst.	1	-
11	TOGGLE	Mode	RO	Transmit code word bit[11]
		HW Rst.	0	
		SW Rst.	0	
10:0	MESSAGE/UNFORMATTED FIELD	Mode	R/W	Transmit code word bits[10:0]
		HW Rst.	1	
		SW Rst.	1	

5.2.14 Auto-negotiation next page transmit register — fiber page for 1000BASE-X, SGMII

Offset: 0x07

I

Bit	Name	Тур	e	Description
15	NEXT PAGE	Mode	R/W	Transmit code word bit[15]
		HW Rst.	0	
		SW Rst.	0	
14	RESERVED	Mode	R/W	Transmit code word bit[14]
		HW Rst.	0	
		SW Rst.	0	
13	MESSAGE PAGE MODE	Mode	R/W	Transmit code word bit[13]
		HW Rst.	1	-
		SW Rst.	1	
12	ACK2	Mode	R/W	Transmit code word bit[12]
		HW Rst.	0	
		SW Rst.	0	-
11	TOGGLE	Mode	RO	Transmit code word bit[11]
		HW Rst.	0	
		SW Rst.	0	
10:0	MESSAGE/UNFORMATTED	Mode	R/W	Transmit code word bits[10:0]
	FIELD	HW Rst.	1	1
		SW Rst.	1	

5.2.15 Auto-negotiation link partner next page register — copper page

Offset: 0x08

Bit	Name	Туре	9	Description
15	NEXT PAGE	Mode	RO	Received code word bit[15]
		HW Rst.	0	
		SW Rst.	0	
14	RESERVED	Mode	RO	Received code word bit[14]
		HW Rst.	0	
		SW Rst.	0	

Bit	Name	Тур	e	Description
13	MESSAGE PAGE MODE	Mode	RO	Received code word bit[13]
		HW Rst.	0	
		SW Rst.	0	
12	ACK2	Mode	RO	Received code word bit[12]
		HW Rst.	1	
		SW Rst.	1	
11	TOGGLE	Mode	RO	Received code word bit[11]
		HW Rst.	1	
		SW Rst.	1	
10:0	MESSAGE/UNFORMATTED	Mode	RO	Received code word bits[10:0]
	FIELD	HW Rst.	0	
		SW Rst.	0	

5.2.16 Auto-negotiation link partner next page register — fiber page for 1000BASE-X, SGMII

Offset: 0x08

I

Bit	Name	Тур	e	Description
15	NEXT PAGE	Mode	RO	Received code word bit[15]
		HW Rst.	0	_
		SW Rst.	0	_
14	RESERVED	Mode	RO	Received code word bit[14]
		HW Rst.	0	_
		SW Rst.	0	_
13	MESSAGE PAGE MODE	Mode	RO	Received code word bit[13]
		HW Rst.	0	_
		SW Rst.	0	_
12	ACK2	Mode	RO	Received code word bit[12]
		HW Rst.	0	_
		SW Rst.	0	_
11	TOGGLE	Mode	RO	Received code word bit[11]
		HW Rst.	0	_
		SW Rst.	0	_
10:0	MESSAGE/UNFORMATTED	Mode	RO	Received code word bits[10:0]
	FIELD	HW Rst.	0	
		SW Rst.	0	

5.2.17 1000BASE-T control register

Offset: 0x09

Bit	Name	Тур	e	Description
15:13	TEST MODE	Mode HW Rst.	R/W 0	After exiting the test mode, hardware reset or software reset (bit[15] RESET of Control register — copper page) must be issued to ensure normal operation.
		SW Rst.	Retain	000 = Normal Mode
				001 = Test mode 1 – Transmit waveform test
				010 = Test mode 2 – Transmit jitter test (master mode)
				011 = Test mode 3 – Transmit jitter test (slave mode)
				100 = Test mode 4 – Transmit distortion test
				101, 110, 111 = Reserved
12	MASTER/SLAVE	Mode	R/W	The value of this bit is updated immediately after writing
	MANUAL CONFIGURATION	HW Rst.	0	this register. The value written to this bit takes effect only when any one of the following occurs:
	ENABLE	SW Rst.	Update	 Software reset is asserted (bit[15] RESET of Control register — copper page)
				 Restart Auto-Negotiation is asserted (bit[9] RESTART_AUTO_NEGOTIATION of Control register — copper page)
				 Power-down (bit[11] POWER_DOWN of Control register — copper page) transitions from power down to normal operation
				Link goes down
				1 = Manual master/slave configuration
				0 = Automatic master/slave configuration
11	MASTER/SLAVE	Mode	R/W	The value of this bit is updated immediately after writing
	CONFIGURATION	HW Rst.	0	this register. The value written to this bit takes effect only when any one of the following occurs:
		SW Rst.	Update	 Software reset is asserted (bit[15] RESET of Control register — copper page)
				 Restart Auto-Negotiation is asserted (bit[9] RESTART_AUTO_NEGOTIATION of Control register — copper page)
				 Power-down (bit[11] POWER_DOWN of Control register — copper page) transitions from power down to normal operation
				■ Link goes down
				Bit[11] MASTER/SLAVE CONFIGURATION is ignored bit[12] MASTER/SLAVE MANUAL CONFIGURATION ENABLE = 0.
				1 = Manual configure as master

Bit	Name	Тур	e	Description
10	PORT TYPE	Mode HW Rst.	R/W 0	The value of this bit is updated immediately after writing this register. The value written to this bit takes effect
		SW Rst.	Update	 only when any one of the following occurs: Software reset is asserted (bit[15] RESET of Control
				 register — copper page) Restart Auto-Negotiation is asserted (bit[9] RESTART_AUTO_NEGOTIATION of Control register — copper page)
				 Power-down (bit[11] POWER_DOWN of Control register — copper page) transitions from power down to normal operation
				 Link goes down
				Bit[10] PORT TYPE is ignored if bit[12] MASTER/SLAVE MANUAL CONFIGURATION ENABLE = 1.
				1 = Prefer multi-port device (master)
				0 = Prefer single-port device (slave)
9	1000BASE-T FULL DUPLEX	Mode	R/W	The value of this bit is updated immediately after writing this register. The value written to this bit takes effect
		HW Rst.	1	only when any one of the following occurs:
		SW Rst.	Update	 Software reset is asserted (bit[15] RESET of Control register — copper page)
				 Restart Auto-Negotiation is asserted (bit[9] RESTART_AUTO_NEGOTIATION of Control register — copper page)
				 Power-down (bit[11] POWER_DOWN of Control register — copper page) transitions from power down to normal operation
				Link goes down
				1 = Advertise
				0 = Not advertised
8	1000BASE-T HALF-DUPLEX	Mode	R/W	The value of this bit is updated immediately after writing this register. The value written to this bit takes effect
		HW Rst.	0	only when any one of the following occurs:
		SW Rst.	Update	 Software reset is asserted (bit[15] RESET of Control register — copper page)
				 Restart Auto-Negotiation is asserted (bit[9] RESTART_AUTO_NEGOTIATION of Control
				register — copper page)
				 Power-down (bit[11] POWER_DOWN of Control register — copper page) transitions from power down to normal operation
				 Link goes down
				1 = Advertise
				0 = Not advertised
				Note: The 1000BASE-T/half-duplex is not advertised by default.
7:0	RESERVED	Mode	R/W	
		HW Rst.	0	-
		SW Rst.	0	-
		GWINSL.	U	

I

5.2.18 1000BASE-T status register

Offset: 0x0A

Bit	t Name Type		ре	Description	
15	MASTER/SLAVE	Mode	RO, LH	This bit is cleared on a read operation.	
CONFIGURATION FAULT		HW Rst.	0	1 = Master/Slave configuration fault detected	
	SW Rst.	0	0 = No fault detected		
14	MASTER/SLAVE	Mode	RO	This bit is valid only when bit[1] PAGE RECEIVED of	
	CONFIGURATION RESOLUTION	HW Rst.	0	Auto-negotiation expansion register — copper pag = 1.	
		SW Rst.	0	1 = Local PHY configuration resolved to master	
				0 = Local PHY configuration resolved to slave	
13	LOCAL RECEIVER	Mode	RO	1 = Local receiver OK	
	STATUS	HW Rst.	0	0 = Local receiver not OK	
		SW Rst.	0		
12	REMOTE	Mode	RO	1 = Remote receiver OK	
	RECEIVER	HW Rst.	0	0 = Remote receiver not OK	
		SW Rst.	0		
11	LINK PARTNER 1000 BASE-T FULL DUPLEX	Mode	RO	This bit is valid only when bit[1] PAGE RECEIVED of	
		HW Rst.	0	Auto-negotiation expansion register — copper pag = 1.	
	CAPABILITY	SW Rst.	0	1 = Link partner supports 1000BASE-T full-duplex	
				0 = Link partner does not support 1000BASE-T full duplex	
10	LINK PARTNER	Mode	R/W	This bit is valid only when bit[1] PAGE RECEIVED of	
	1000 BASE-T HALF DUPLEX	HW Rst.	0	Auto-negotiation expansion register — copper pag = 1.	
	CAPABILITY	SW Rst.	0	1 = Link partner supports 1000 BASE-T half-duple:	
				0 = Link partner does not support 1000 BASE-T ha duplex	
9:8	RESERVED	Mode	RO	Always 0	
		HW Rst.	0	1	
		SW Rst.	0		
7:0	IDLE ERROR	Mode	RO, SC	MSB of idle error counter	
	COUNT	HW Rst.	0	Report the idle error count since the last time this	
		SW Rst.	0	register was read. The counter counts up to 11111111 and does roll over.	

5.2.19 MMD access control register

Offset: 0x0D

Bit	Name	Туј	ре	Description
15:14	FUNCTION	Mode	R/W	00 = Address
		HW Rst.	0	01 = Data, no post increment
		SW Rst.	0	10 = Data, post increment on read and write operations11 = Data, post increment on write operation only
13:5	RESERVED	Mode	RO	-
		HW Rst.	0	
		SW Rst.	0	
4:0	DEVAD	Mode	R/W	Device address
		HW Rst.	0	
		SW Rst.	Update	

5.2.20 MMD access data register

Offset: 0x0E

Bit	Name	Туре		Description
15:14	ADDRESS DATA	Mode	R/W	If bits[15:14] FUNCTION = 00 in MMD access control register, MMD DEVAD is address register.
		HW Rst.	0	Otherwise, MMD DEVAD is data register indicated by the
		SW Rst.	Retain	contents of its address register.
				See "MII registers" on page 56 for detailed information of accessing MMD registers.
13:0	RESERVED	-		-

5.2.21 Extended status register

Offset: 0x0F

Bit	Name	Туре		Description
15	1000BASE-X FULL DUPLEX	Mode	RO	Always 1
	DUPLEX	HW Rst.	1 = PHY supports 1000BASE-X full-duple.	
		SW Rst.	1	0 = PHY does not support 1000BASE-X full-duple.
14	1000BASE-X HALF DUPLEX	Mode	RO	Always 0
	HALF DUPLEX	HW Rst.	0	1 = PHY supports 1000BASE-X half-duplex. 0 = PHY does not support 1000BASE-X half-duplex.
		SW Rst.	0	0 - FHT does not support tooobASE-A han-duplex.

80-Y0618-2 Rev A

Bit	Name	Ту	vpe	Description
13	1000BASE-T	Mode	RO	Always 1
	FULL-DUPLEX HW Rst.	1	1 = PHY supports 1000BASE-T full-duplex.	
		SW Rst. 1	1	0 = PHY does not support 1000BASE-T full-duplex.
12	1000BASE-T	Mode	R/W	Always 0
	HALF-DUPLEX	HW Rst.	0	1 = PHY supports 1000BASE-T half-duplex.
		SW Rst.	0	0 = PHY does not support 1000BASE-T half-duplex.
11:0	RESERVED	Mode	RO	Always 0
	HW Rst. 0	0		
		SW Rst.	0	

5.2.22 PHY specific function control register

Offset: 0x10

Bit	Name	Тур	е	Description
15:12	RESERVED	Mode	R/W	-
		HW Rst.	0	
		SW Rst.	Retain	
11	ASSERT CRS ON	Mode	R/W	This bit is valid only in 10BASE-T half-duplex mode:
	TRANSMIT	HW Rst.	1	1 = Assert on Transmitting or receiving
		SW Rst.	Retain	0 = Never assert on transmitting, only assert on receiving
10	FORCE_LINK	Mode	R/W	1 = When bit[12] AUTO-NEGOTIATION of Control
		HW Rst.	0	register — copper page = 1, force 10BASE-T link up 0 = Normal mode
		SW Rst.	Retain	
9:7	RESERVED	Mode	R/W	-
		HW Rst.	0	
		SW Rst.	Retain	
6:5	MDI CROSSOVER	Mode	R/W	Changes to these bits are disruptive to the normal
	MODE	HW Rst.	11	operation, therefore any changes to these registers must be followed by a software reset to take effect.
		SW Rst.	Update	00 = Manual MDI configuration
				01 = Manual MDIX configuration
				10 = Reserved
				11 = Enable automatic crossover for all modes
4:3	RESERVED	Mode	RO	_
		HW Rst.	0	
		SW Rst.	0	

L

Bit	Name	Тур	e	Description
2	SQE TEST	Mode	R/W	SQE Test is automatically disabled in full-duplex mode
		HW Rst.	0	regardless of the state of this bit. 1 = SQE test enabled
		SW Rst.	Retain	0 = SQE test disabled
1	POLARITY REVERSAL	Mode	R/W	If polarity is disabled, the polarity is forced to be normal in 10BASE-T.
	NEVERSAE	HW Rst.	1 Retain	1 = Polarity auto reversal enabled:
		SW Rst.		To set this bit to 1, write 0.
				To set this bit to 0, write 1.
				0 = Polarity auto reversal disabled.
0	DISABLE JABBER	Mode	RO	Jabber is available in 10BASE-T half-duplex mode only.
		HW Rst.	0 1 = Disable jabber function	-
		SW Rst.	Retain	0 = Enable jabber function

5.2.23 PHY specific status register — copper page

Offset: 0x11

Bit	Name	Тур	е	Description
15:14	SPEED	Mode	RO	These status bits are valid only when bit[11] SPEED
		HW Rst.	0	AND DUPLEX RESOLVED = 1. Bit[11] is set when Auto-negotiation is completed or Auto-negotiation is
		SW Rst.	Retain	disabled.
				11 = Reserved
				10 = 1000 Mbps
				01 = 100 Mbps
				00 = 10 Mbps
13	DUPLEX	Mode	RO	This status bit is valid only when bit[11] SPEED AND DUPLEX RESOLVED = 1. Bit[11] is set when Auto-
		HW Rst.	0	negotiation is completed or Auto-negotiation is
		SW Rst.	Retain	disabled.
				1 = Full-duplex
				0 = Half-duplex
12		Mode	RO	1 = Page received
	(REAL-TIME)	HW Rst.	0	0 = Page not received
		SW Rst.	Retain	
11	SPEED AND	Mode	RO	When Auto-negotiation is not enabled, set this bit = 1
	DUPLEX RESOLVED	HW Rst.	0	for force speed mode. 1 = Resolved
		SW Rst.	0	0 = Not resolved
10	LINK (REAL-TIME)	Mode	RO	1 = Link up
		HW Rst.	0	0 = Link down
		SW Rst.	0	

Bit	Name	Тур	e	Description
9:7	RESERVED	Mode	RO	Always 0
		HW Rst.	0	
		SW Rst.	0	
6		Mode	RO	This status bit is valid only when bit[11] SPEED AND
	STATUS	HW Rst.	0	DUPLEX RESOLVED = 1. Bit[11] is set when Auto- Negotiation is completed or Auto-negotiation is
		SW Rst.	Retain	disabled.
				The value of this bit depends on what is written to bits[6:5] MDI CROSSOVER MODE of PHY specific function control register in manual configuration mode. Bits[6:5] MDI CROSSOVER MODE of PHY specific function control register are updated with software reset. 1 = MDIX
				0 = MDI
5	WIRESPEED	Mode	RO	When Smartspeed function is enable:
	DOWNGRADE	HW Rst.	0	1 = Downgrade
		SW Rst.	Retain	0 = No Downgrade
4	RESERVED	Mode	RO	-
		HW Rst.	1	
	SW Rst	SW Rst.	Retain	
3	TRANSMIT PAUSE	Mode	RO	This is a reflection of the MAC pause resolution. This
	ENABLED	HW Rst.	0	bit is for information purposes and is not used by the device.
		SW Rst.	Retain	This status bit is valid only when bit[11] SPEED AND DUPLEX RESOLVED = 1. Bit[11] is set when Auto- negotiation is completed; while in force mode, this bit is set to 0.
				1 = Transmit pause enabled
				0 = Transmit pause disabled
2	RECEIVE PAUSE ENABLED	Mode	RO	This is a reflection of the MAC pause resolution. This bit is for information purposes and is not used by the
		HW Rst.	0	device.
		SW Rst.	Retain	This status bit is valid only when bit[11] SPEED AND DUPLEX RESOLVED = 1. Bit[11] is set when Auto- negotiation is completed; while in force mode, this bit is set to 0.
				1 = Receive pause enabled
				0 = Receive pause disabled
1	1 POLARITY (REAL- TIME)	Mode	RO	1 = Reverted. 0 = Normal
		HW Rst.	0	u – Norman
		SW Rst.	Retain	
0	JABBER (REAL- TIME)	Mode	RO	1 = Jabber 0 = No jabber
	····-/	HW Rst.	0	
		SW Rst.	Retain	

I

5.2.24 PHY specific status register — fiber page

Offset: 0x11

Bit	Name	Тур	e	Description
15:14	SPEED	Mode	RO	11 = Reserved
		HW Rst.	10	10 = 1000 Mbps
		SW Rst.	Retain	01 = 100 Mbps 00 = 10 Mbps
13	DUPLEX	Mode	RO	1 = Full-duplex
		HW Rst.	1	0 = Half-duplex
		SW Rst.	Retain	
12	PAGE RECEIVED	Mode	RO	1 = Page received
	(REAL-TIME)	HW Rst.	0	0 = Page not received
		SW Rst.	Retain	
11	SPEED AND	Mode	RO	When Auto-Negotiation is not enabled, set this bit = 1
	DUPLEX RESOLVED	HW Rst.	0	for force speed mode. 1 = Resolved
		SW Rst.	0	0 = Not resolved
10	LINK (REAL-TIME)	Mode	RO	For 1000BASE-X, 100BASE-FX:
		HW Rst.	0	1 = Link up
		SW Rst.	0	0 = Link down
9	MR_AN_	Mode	RO	For 1000BASE-X, SGMII:
	COMPLETE	HW Rst.	0	1 = Auto-negotiation completed
		SW Rst.	0	0 = Auto-negotiation not completed
8	SYNC_STATUS	Mode	RO	For 1000BASE-X, SGMII
		HW Rst.	0	1 = SGMII_BASEX is sync
		SW Rst.	0	0 = SGMII_BASEX is not sync
7:4	RESERVED	Mode	RO	-
		HW Rst.	0	
		SW Rst.	0	
3	TRANSMIT PAUSE	Mode	RO	This is a reflection of the MAC pause resolution. This
	ENABLED	HW Rst.	0	bit is for information purposes and is not used by the device.
		SW Rst.	Retain	This status bit is valid only when bit[11] SPEED AND DUPLEX RESOLVED = 1. Bit[11] is set when Auto- Negotiation is completed; while in force mode, this bit is set to 0. 1 = Transmit pause enabled 0 = Transmit pause disabled

Bit	Name	Тур	e	Description
2	RECEIVE PAUSE	Mode	RO	This is a reflection of the MAC pause resolution. This
	ENABLED	HW Rst.	0	bit is for information purposes and is not used by the device.
		SW Rst.	Retain	This status bit is valid only when bit[11] SPEED AND DUPLEX RESOLVED = 1. Bit[11] is set when Auto- Negotiation is completed; while in force mode, this bit is set to 0. 1 = Receive pause enabled 0 = Receive pause disabled
1:0	RESERVED	Mode	RO	-
		HW Rst.	0	
		SW Rst.	0	

5.2.25 Interrupt enable register

Offset: 0x12

Bit	Name	Тур	e	Description
15	AUTO-	Mode	R/W	1 = Interrupt enable
	NEGOTIATION ERROR	HW Rst.	0	0 = Interrupt disable
		SW Rst.	Retain	
14	SPEED CHANGED	Mode	R/W	1 = Interrupt enable
		HW Rst.	0	0 = Interrupt disable
		SW Rst.	Retain	
13	RESERVED	Mode	R/W	-
		HW Rst.	0	
		SW Rst.	Retain	
12	PAGE RECEIVED	Mode	R/W	1 = Interrupt enable
		HW Rst.	0	0 = Interrupt disable
		SW Rst.	Retain	
11	LINK FAIL	Mode	R/W	1 = Interrupt enable
	INTERRUPT	HW Rst.	0	0 = Interrupt disable
		SW Rst.	Retain	
10	LINK SUCCESS	Mode	R/W	1 = Interrupt enable
	INTERRUPT	HW Rst.	0	0 = Interrupt disable
		SW Rst.	Retain	
9	FAST LINK DOWN[1]	Mode	R/W	1 = Interrupt enable, must be enabled with
		HW Rst.	0	bit[6] FAST LINK DOWN[0] together 0 = Interrupt disable
		SW Rst.	Retain	

L

Bit	Name	Тур	e	Description
8	LINK_FAIL_BX	Mode	R/W	1 = Interrupt enable
		HW Rst.	0	0 = Interrupt disable
		SW Rst.	Retain	
7	LINK_SUCCESS_BX	Mode	R/W	1 = Interrupt enable
		HW Rst.	0	0 = Interrupt disable
		SW Rst.	Retain	
6	FAST LINK DOWN[0]	Mode	R/W	Must be enabled together with bit[9] FAST LINK
		HW Rst.	0	DOWN[1] 1 = Interrupt enable
		SW Rst.	Retain	0 = Interrupt disable
5	WIRESPEED-	Mode	R/W	1 = Interrupt enable
	DOWNGRADE INTERRUPT	HW Rst.	0	0 = Interrupt disable
		SW Rst.	Retain	
4	INT_10MS_PTP	Mode	R/W	1 = Interrupt enable
		HW Rst.	0	0 = Interrupt disable
		SW Rst.	Retain	
3	INT_RX_PTP	Mode	R/W	1 = Interrupt enable
		HW Rst.	0	0 = Interrupt disable
		SW Rst.	Retain	
2	INT_TX_PTP	Mode	R/W	1 = Interrupt enable
		HW Rst.	0	0 = Interrupt disable
		SW Rst.	Retain	
1	POLARITY	Mode	R/W	1 = Interrupt enable
	CHANGED	HW Rst.	0	0 = Interrupt disable
		SW Rst.	Retain	
0	INT_WOL_PTP	Mode	R/W	Wake-on-LAN interrupt
		HW Rst.	0	1 = Interrupt enable
		SW Rst.	Retain	0 = Interrupt disable

5.2.26 Interrupt status register

Offset: 0x13

Bit	Name	Туре		Description
15	AUTO- NEGOTIATION	Mode	RO, LH	An error can occur if either MASTER/SLAVE does not
	ERROR	HW Rst.	0	resolve, or no common HCD, or link does not come up after negotiation is completed.
		SW Rst.	Retain	1 = Auto-negotiation error
				0 = No auto-negotiation error

Bit	Name	Тур	e	Description
14	SPEED CHANGED	Mode	RO, LH	1 = Speed changed
		HW Rst.	0	0 = Speed unchanged
		SW Rst.	Retain	
13	RESERVED	Mode	RO, LH	-
		HW Rst.	0	
		SW Rst.	Retain	
12	PAGE RECEIVED	Mode	RO, LH	5
		HW Rst.	0	0 = Page not received
		SW Rst.	Retain	
11		Mode	RO, LH	
	INTERRUPT	HW Rst.	0	0 = No link is down.
		SW Rst.	Retain	
10	LINK SUCCESS	Mode	RO, LH	·
	INTERRUPT	HW Rst.	0	0 = No link is up.
		SW Rst.	Retain	
9	FAST LINK	Mode	RO, LH	Cooperate with bit[6] to show different speed interrupt
	DOWN[1]	HW Rst.	0	
		SW Rst.	Retain	
8	LINK_FAIL_BX	Mode	RO, LH	
		HW Rst.	0	0 = No 1000BASE-X/100BASE-FX link is down.
		SW Rst.	Retain	
7	LINK_SUCCESS_	Mode	RO, LH	•
	BX	HW Rst.	0	0 = No 1000BASE-X/100BASE-FX link is up.
		SW Rst.	Retain	
6		Mode	RO, LH	
	DOWN[0]	HW Rst.	0	[bit9, bit6] 00 = Without fast link down
		SW Rst.	Retain	01 = 10BASE-T fast link down occurs
				01 = 100BASE-T fast link down occurs
				10 = 1000BASE-T fast link down occurs
5	5 WIRESPEED- DOWNGRADE	Mode	RO, LH	
	INTERRUPT	HW Rst.	0	0 = No Wirespeed-downgrade detected
		SW Rst.	Retain	
4:2	RESERVED	Mode	-	-
		HW Rst.	-	
		SW Rst.	-	

L

I

Bit	Name	Туре		Description
1	POLARITY	Mode	RO, LH	1 = Polarity changed
	CHANGED	HW Rst.	0	0 = Polarity not changed
		SW Rst.	Retain	
0	INT_WOL_PTP	Mode	RO, LH	1 = Wake-on-LAN packet received
		HW Rst.	0	0 = No Wake-on-LAN packet received
		SW Rst.	Retain	

5.2.27 Smart speed register

Offset: 0x14

Bit	Name	Тур	e	Description
15:9	RESERVED	Mode	RO	Always 0
		HW Rst.	0	
		SW Rst.	0	
8	GIGA_DIS_QUAL	Mode	RO	Make PHY to disable GIGA mode. After writing this
		HW Rst.	0	bit to 1, bit[9] 1000BASE-T FULL DUPLEX of 1000BASE-T control register = 0.
		SW Rst.	0	
7:6	RESERVED	Mode	RO	Always 0
		HW Rst.	0	
		SW Rst.	0	
5	SMARTSPEED_EN	Mode	R/W	The default value is 1.
		HW Rst.	1	When this bit is set to 1, the PHY enables smartspeed function.
		SW Rst.	Update	Writing this bit requires a software reset to update.
4:2	SMARTSPEED_	Mode	R/W	The default value is 3.
	RETRY_LIMIT	HW Rst.	011	If these bits are set to 3, the PHY attempts five times (set value 3 + additional 2) before downgrading. The
		SW Rst.	Update	number of attempts can be changed by these bits.
1	BYPASS_	Mode	R/W	The default value is 0.
	SMARTSPEED_ TIMER	HW Rst.	0	If this bit is set to 1, the Smartspeed FSM bypasses the timer used for stability.
		SW Rst.	Update	
0	RESERVED	Mode	RO	Always 0
		HW Rst.	0	
		SW Rst.	0	

5.2.28 Cable diagnostic test control register

Offset: 0x16

Bit	Name	Тур	De	Description
15:10	RESERVED	Mode	RO	Always 0
		HW Rst.	0	-
		SW Rst.	0	_
9:8	MDI PAIR	Mode	R/W	CDT control registers.
SELECT	HW Rst.	00	Use the CDT control registers to select which MDI pair is shown in the CDT status register.	
		SW Rst.	Retain	00 = MDI[0] pair
				01 = MDI[1] pair
				10 = MDI[2] pair
				11 = MDI[3] pair
7:1	RESERVED	Mode	R/W	Always 0
		HW Rst.	0	_
		SW Rst.	0	
0 ENABLE TEST	Mode	R/W	When set, hardware automatically disables this bit	
		HW Rst.	0	when CDT is done. 1 = Enable CDT Test
		SW Rst.	Retain	0 = Disable CDT Test

5.2.29 LED control register

Offset: 0x018

Bit	Name	Тур	e	Description
15	DISABLE LED	Mode	R/W	Control LED_10_100, LED_ACT
		HW Rst.	0	0 = Enable
		SW Rst.	Retain	1 = Disable
14:12	LED ON TIME	Mode	R/W	LED_ACT active duty cycle.
		HW Rst.	011	000 = 5 ms
		SW Rst.	Retain	001 = 10 ms 010 = 21 ms 011 = 42 ms 100 = 84 ms 101 = 168 ms 110 to 111 = 42 ms
11	RESERVED	Mode	RO	-
		HW Rst.	0	
		SW Rst.	0	

Bit	Name	Тур	e	Description
10:8	LED OFF TIME	Mode	R/W	LED_ACT active duty cycle.
		HW Rst.	010	000 = 21 ms
		SW Rst.	Retain	001 = 42 ms
				010 = 84 ms
				011 = 168 ms 100 = 330 ms
				100 – 330 ms 101 = 670 ms
				110 to 111 = 168 ms
7:5	RESERVED	Mode	RO	
7.5	RESERVED			-
		HW Rst.	000	
		SW Rst.	Always 0	
4:3	LED_LINK	Mode	R/W	00 = Direct LED mode (default)
	CONTROL	HW Rst.	00	11 = Disable LED_10_100 only
		SW Rst.	Retain	01, 10 = Reserved
2	LED_ACT	Mode	R/W	0 = Normal
	CONTROL	HW Rst.	0	1 = LED_ACT blinks when linked
		SW Rst.	Retain	
1	RESERVED	Mode	R/W	-
		HW Rst.	0	
		SW Rst.	Retain	
0	RESERVED	Mode	R/W	-
		HW Rst.	0	
		SW Rst.	Retain	

5.2.30 Manual LED override register

Offset: 0x19

Bit	Name	Туре		Description
15:13	RESERVED	Mode	R/W	-
		HW Rst.	001	
		SW Rst.	Retain	
12		Mode	R/W	1 = link/active. When link is established, LED_ACT is
	CONTROL	HW Rst.	1	on. When link is active, LED_ACT blinks. 0 = active. When link is established, LED ACT is off.
		SW Rst.	Retain	When link is active, LED_ACT blinks.
				The blink duty cycle is controlled by LED control register.

I

Bit	Name	Тур	е	Description
11:8	RESERVED	Mode	R/W	-
		HW Rst.	0	
		SW Rst.	Retain	
7:6	LED_LINK10_100	Mode	R/W	00 = normal
	CONTROL	HW Rst.	00	01 = LED_ACT blinks
		SW Rst.	Retain	10 = LED off 11 = LED on
				LED_ACT can be turned off by bits[3:0] of Manual LED override register.
5:4	RESERVED	Mode	R/W	_
		HW Rst.	00	
		SW Rst.	Retain	
3:2	LED_RX	Mode	R/W	00 = Normal
		HW Rst.	00	01 = Blink
		SW Rst.	Retain	10 = LED off 11 = LED on
				LED ACT status = LED TX/LED RX
				When both LED_RX and LED_TX are set to 10, LED
				ACT is turned off; when either is set to 01, LED_ACT blinks; when either is set to 11, LED_ACT is on.
1:0	LED_TX	Mode	R/W	00 = Normal
		HW Rst.	00	01 = Blink
	SW Rst. Retain		Retain	- 10 = LED off
				11 = LED on
				When both LED_RX and LED_TX are set to 10, LED_ ACT is turned off; when either is set to 01, LED_ACT blinks; when either is set to 11, LED_ACT is on.

5.2.31 Copper/fiber status register

Offset: 0x01B

Bit	Name	Туре		Description
15:14	RESERVED	Mode	R/W	-
		HW Rst.	0	
		SW Rst.	0	
13	TRANSMIT_	Mode	RO	Enable 1000BASE-X transmit pause
	PAUSE_EN_BX	HW Rst.	0	
		SW Rst.	0	

I

Bit	Name	Ту	be	Description
12	RECEIVE_PAUSE_	Mode	RO	Enable 1000BASE-X receive pause
	EN_BX	HW Rst.	0	
		SW Rst.	0	
11	LINK_	Mode	RO	Link status of fiber
	ESTABLISHED_BX	HW Rst.	0	
		SW Rst.	0	
10	FD_MODE_BX	Mode	RO	Duplex mode of fiber
		HW Rst.	1	
		SW Rst.	Always 1	
9:8	SPEED_MODE_BX	Mode	RO	Speed_mode of fiber with only 2 cases:
		HW Rst.	10	10 = 1000BASE-X
		SW Rst.	10	01 = 100BASE-FX
7:6	RESERVED	Mode	RO	-
		HW Rst.	0	
		SW Rst.	0	
5	TRANSMIT_	Mode	RO	Enable 1000BASE-T transmit pause
	PAUSE_EN_BT	HW Rst.	0	
		SW Rst.	0	
4	RECEIVE_PAUSE_	Mode	RO	Enable 1000BASE-T receive pause
	EN_BT	HW Rst.	0	
		SW Rst.	0	
3	LINK_	Mode	RO	Link status of copper
	ESTABLISHED_BT	HW Rst.	0	
		SW Rst.	0	
2	FD_MODE_BT	Mode	RO	Duplex mode of copper
		HW Rst.	0	
		SW Rst.	0	
1:0	SPEED_MODE_BT	Mode	RO	Speed_mode of copper:
		HW Rst.	0	00 = 10 Mbps
		SW Rst.	0	01 = 100 Mbps 10 = 1000 Mbps
				11 = Reserved

L

I

5.2.32 Cable diagnostic test status register

Offset: 0x1C

I

Bit	Name	Ту	ре	Description
15:10	RESERVED	Mode	RO	Always 0
		HW Rst.	0	
		SW Rst.	0	
9:8	STATUS	Mode	RO	The content of the CDT status registers applies to the
		HW Rst.	0	cable pair selected in the CDT control registers.
		SW Rst.	0	00 = Valid test, normal cable (no short or open in cable) $10 =$ Valid test, open in cable (impedance > 333 Ω) $01 =$ Valid test, short in cable (impedance < 33 Ω)
7:0	DELTA_TIME	Mode	RO	Delta time to indicate distance
		HW Rst.	0	
		SW Rst.	0	

5.2.33 Debug port — address offset register

Offset: 0x1D

Bit	Name	Туре	e	Description
15:6	RESERVED	Mode	RO	-
		HW Rst.	0	
		SW Rst.	0	
5:0	ADDRESS	Mode	R/W	The address index of the register to be written or read.
	OFFSET	HW Rst.	0	
		SW Rst.	0	

5.2.34 Debug port — dataport register

Offset: 0x1E

Bit	Name	Туре		Description
15:0	DEBUG DATA	Mode	R/W	The data port of debug register.
	PORT	HW Rst.	0	Set the address offset in register "Debug port — address offset register" on page 90 before accessing
		SW Rst.	0	this register.

5.2.35 Chip configure register

Offset: 0x1F

Bit	Name	Ту	pe	Description
15	BT_BX_REG_SEL	Mode	R/W	Power-on strapping pin
		HW Rst.	See	Copper page fiber page select bit:
			Description	1 = Select copper page registers
		SW Rst.	Retain	0 = Select fiber page registers
14	SMII_IMP_50_75_AUTO	Mode	R/W	Rx/Tx impedance of SerDes in auto media select mode.
		HW Rst.	0	$1 = 75 \Omega$
		SW Rst.	Retain	0 = 50 Ω
13	SGMII_RXIMP_50_75	Mode	R/W	Power-on strapping pin
		HW Rst.	See	Rx impedance of SerDes
			Description	1 = 75 Ω
		SW Rst.	Retain	0 = 50 Ω
12	SGMII_TXIMP_50_75	Mode	R/W	Power-on strapping pin
		HW Rst.	See	Tx impedance of SerDes
			Description	$1 = 75 \Omega$
		SW Rst.	Retain	0 = 50 Ω
11	RESERVED	Mode	R/W	-
		HW Rst.	0	
		SW Rst.	0	
10	PRIORITY_SEL	Mode	R/W	Media preference in auto media select mode.
		HW Rst.	0	1 = Prefer fiber
		SW Rst.	Retain	0 = Prefer copper (default)
9	RESERVED	Mode	R/W	-
		HW Rst.	0	
		SW Rst.	0	
8	FIBER_MODE_AUTO	Mode	R/W	Fiber mode in auto media select mode.
		HW Rst.	1	1 = 1000BASE-X fiber
		SW Rst.	Retain	0 = 100BASE-FX fiber

Bit	Name	Ту	ре	Description
7:4	MODE_CFG_QUAL	Mode	RO	If MODE_CFG is not set to auto media detect
		HW Rst.	0	mode (RG_AUTO_MDET), MODE_CFG_ QUAL is equal to MODE_CFG.
		SW Rst.	0	If MODE_CFG is set to auto media detect mode:
				 When auto media select is completed, MODE_CFG is set to actual internal mode. If copper is up, MDOE_CFG_QUAL is BASET_RGMII; if fiber is up, MODE_CFG_ QUAL is FX100_RGMII_75/50 or BX1000_ RGMII_75/50.
				 When auto media select is not done, or no copper or copper link is present, MODE_ CFG_QUAL is RG_AUTO_MDET.
3:0	MODE_CFG	Mode	R/W	Power-on strapping pin
		HW Rst.	See	Chip mode configure bits:
			Description	0000 = BASET_RGMII
		SW Rst.	Retain	0001 = BASET_SGMII
				1110 = FX100_RGMII_75
				0110 = FX100_RGMII_50
				1111 = FX100_CONV_75
				0111 = FX100_CONV_50
				0011 = BX1000_RGMII_75
				0010 = BX1000_RGMII_50
				0101 = BX1000_CONV_75
				0100 = BX1000_CONV_50
				1011 = RG_AUTO_MDET
				Others: Reserved

5.3 Debug registers

Table 5-3 Debug register summary

Offset	Register
0x00	"Analog test control register" on page 93
0x05	"SerDes test and system mode control register" on page 93
0xB	"Hibernate control register" on page 93
0x10	"100BASE-TX test mode select register" on page 94
0x11	"External loopback selection register" on page 95
0x12	"10BASE-Tetest mode select register" on page 95
0x1F	"PHY control debug register 0" on page 96
0x29	"Power saving control register" on page 96
0x3D	"Green feature configure 2 register" on page 97

5.3.1 Analog test control register

Offset: 0x00

Bit	Name	Туре		Description
15	SEL_CLK125M_DSP	Mode	R/W	Control bit for RGMII interface Rx clock delay:
		HW Rst.	1	1 = RGMII Rx clock delay enable
		SW Rst.	Retain	0 = RGMII Rx clock delay disable
14:0	RESERVED	Mode	RO	-
		HW Rst.	0x2EE	
		SW Rst.	Retain	

5.3.2 SerDes test and system mode control register

Offset: 0x05

Bit	Name	Ту	pe	Description
15	RESERVED	Mode	R/W	Always 0
		HW Rst.	See Desc.	
		SW Rst.	Retain	
14:9	RESERVED	Mode	RO	-
		HW Rst.	0	
		SW Rst.	0	
8	RGMII_TX_CLK_DLY	Mode	R/W	RGMII Tx clock delay control bit:
		HW Rst.	0	1 = RGMII Tx clock delay enable
		SW Rst.	0	0 = RGMII Tx clock delay disable
7:0	RESERVED	Mode	R/W	-
		HW Rst.	0	
		SW Rst.	0	

5.3.3 Hibernate control register

Offset: 0x0B

Bit	Name	Туре		Description
15	PS_HIB_EN	Mode	R/W	Power hibernate control bit for copper
		HW Rst.	1	interface only 1 = Hibernate enable
		SW Rst.	Retain	0 = Hibernate disable

80-Y0618-2 Rev A

Bit	Name	Туре	9	Description
14:13	RESERVED	Mode	RO	-
		HW Rst.	1	
		SW Rst.	Retain	
12	RESERVED	Mode	R/W	-
		HW Rst.	1	
		SW Rst.	Retain	
11:7	RESERVED	Mode	R/W	-
		HW Rst.	0x18	
		SW Rst.	Retain	
6:5	RESERVED	Mode	RO	-
		HW Rst.	10	
		SW Rst.	Retain	
4:0	RESERVED	Mode	R/W	-
		HW Rst.	0	
		SW Rst.	Retain	

5.3.4 100BASE-TX test mode select register

Offset: 0x10

Bit	Name	Тур	e	Description
15:8	RESERVED	Mode	RO	-
		HW Rst.	0	
		SW Rst.	Retain	
7	JITTER_TEST	Mode	R/W	100BASE-TX jitter test
		HW Rst.	0	
		SW Rst.	Retain	
6	OS_TEST	Mode	R/W	100BASE-TX over shoot test
		HW Rst.	0	
		SW Rst.	Retain	
5	DCD_TEST	Mode	R/W	100BASE-TX DCD test
		HW Rst.	0	
		SW Rst.	Retain	
4:0	RESERVED	Mode	RO	-
		HW Rst.	0	
		SW Rst.	0	

I

5.3.5 External loopback selection register

Offset: 0x11

Bit	Name	Тур	De	Description
15:1	RESERVED	Mode	R/W	-
		HW Rst.	0x3AA9	
		SW Rst.	Retain	
0	EXT_LPBK	Mode	R/W	1 = Enable the PHY's external loopback, namely channel
		HW Rst.	0	0<-> channel 1, channel 2 <-> channel 3. 0 = Disable the PHY's external loopback.
		SW Rst.	Retain	

5.3.6 10BASE-Tetest mode select register

Offset: 0x12

Bit	Name	Тур	e	Description
15:6	RESERVED	Mode	RO	-
		HW Rst.	010011 0000	
		SW Rst.	Retain	
5	TEST_MODE[2]	Mode	RO	Bit[2] of TEST_MODE, used together with TEST_
		HW Rst.	0	MODE[1:0]
		SW Rst.	Retain	
4	RESERVED	Mode	RO	-
		HW Rst.	0	
		SW Rst.	Retain	
3	RGMII_MODE	Mode	RO	Upon hardware reset, this bit depends on CHIP_
		HW Rst.	1	SEL and MODE_CFG: 1 = select RGMII interface with MAC.
		SW Rst.	Retain	0 = select GMII/MII interface with MAC.
2	RESERVED	Mode	R/W	-
		HW Rst.	1	
		SW Rst.	1	

Bit	Name	Туре		Description
1:0	TEST_MODE[1:0]	Mode	R/W	Bit[0] and bit[1] of TEST_MODE, used together
		HW Rst.	0	with TEST_MODE[2] 001= Packet with all 1, 10 MHz sine wave, for
		SW Rst.	0	harmonic test.
				010 = Pseudo random, for TP_ IDLE/Jitter/Differential voltage test
				011 = Normal link pulse only
				100 = 5 MHz sine wave
				Others: Normal mode

5.3.7 PHY control debug register 0

Offset: 0x1F

Bit	Name	Тур	9	Description
15:4	RESERVED	Mode	-	-
		HW Rst.	-	
		SW Rst.	-	
3	SEL_1P5_1P8_	Mode	R/W	1 = 1.8 V
	POS_REG	HW Rst.	0	0 = 1.5 V (default)
		SW Rst.	Retain	
2	PLL ON/OFF	Mode	R/W	1 = PLL ON
	selection	HW Rst.	0	0 = PLL OFF (default)
		SW Rst.	Retain	
1:0	RESERVED	Mode	-	-
		HW Rst.	-	
		SW Rst.	-]

5.3.8 Power saving control register

Offset: 0x29

Bit	Name	Туре		Description
15	TOP_PS_EN	Mode	R/W	1 = Top level power saving enable
		HW Rst.	0	0 = Top level power saving disable
		SW Rst.	Retain	
14:0	RESERVED	Mode	R/W	-
		HW Rst.	36DD	
		SW Rst.	Retain	

5.3.9 Green feature configure 2 register

Offset: 0x3D

Bit	Name	Тур	9	Description
15	BP_GREEN	Mode	R/W	1 = Bypass green feature, all ec/nc/dfe blocks are
		HW Rst.	0	enabled. 0 = Enable green feature
		SW Rst.	Retain	
14:8	RESERVED	Mode	-	-
		HW Rst.	_	
		SW Rst.	-	
7	GATE_DFSE_EN	Mode	R/W	1 = When cable is very short, shut down Decision-
		HW Rst.	1	Feedback Sequence Estimation (DFSE). 0 = Always open DFSE.
		SW Rst.	Retain	
6:0	RESERVED	Mode	-	-
		HW Rst.	_	
		SW Rst.	-	

5.4 MDIO interface registers

MDIO interface registers are categorized to two groups:

- MMD3 MDIO Manageable Device Address 3 for PCS
- MMD7 MDIO Manageable Device Address 7 for auto-negotiation

Table 5-4 MMD3 register summary

Bit	Name
0x0	"MMD3 — PCS control register" on page 98
0x1	"MMD3 — PCS status register" on page 99
0x14	"MMD3 — EEE capability register" on page 100
0x16	"MMD3 — EEE wake error counter register" on page 100
0x8003	"MMD3 — Cld control 3 register" on page 100
0x8009	"MMD3 — AZ control 2 register" on page 101
0x8012	"MMD3 — PTP1588 control register" on page 101
0x804A	"MMD3 — Internal MAC address 1 register" on page 101
0x804B	"MMD3 — Internal MAC address 2 register" on page 102
0x804C	"MMD3 — Internal MAC address 3 register" on page 102
0x805A	"MMD3 — RemotePHY loopback register" on page 102
0x805B	"MMD3 — SmartEEE control 1 register" on page 102

Table 5-4	MMD3 register summary (cont.)	
-----------	-------------------------------	--

Bit	Name					
0x805C	"MMD3 — SmartEEE control 2 register" on page 103					
0x805D	"MMD3 — SmartEEE control 3 register" on page 103					

Table 5-5 MMD7 register summary

Bit	Name
0x0	"MMD7 — Auto-negotiation control register" on page 104
0x1	"MMD7 — EEE advertisement register" on page 104
0x16	"MMD7 — EEE advertisement register" on page 104
0x17	"MMD7 — EEE advertisement register" on page 104
0x18	"MMD7 — EEE advertisement register" on page 104
0x19	"MMD7 — EEE advertisement register" on page 104
0x1A	"MMD7 — EEE advertisement register" on page 104
0x1B	"MMD7 — EEE advertisement register" on page 104
0x3C	"MMD7 — EEE advertisement register" on page 104
0x3D	"MMD7 — EEE LP advertisement register" on page 105
0x8000	"MMD7 — EEE ability auto-negotiation result register" on page 106
0x8005	"MMD7 — SGMII control register 0" on page 106
0x8010	"MMD7 — SGMII control register 1" on page 107
0x8011	"MMD7 — SGMII control register 2" on page 107
0x8012	"MMD7 — SGMII control register 3" on page 108
0x8016	"MMD7 — CLK_25M clock select register" on page 108

5.4.1 MMD3 — PCS control register

Device Address = 3; Offset = 0x0

Bit	Name	Туре		Description
15	PCS_RST	Mode	R/W	Reset bit, self-clears.
		HW Rst.	0	When this bit = 1:
		SW Rst.	0	Non-vendor specific registers in MMD3/MMD7 are reset.
				Software reset in MII register 0 bit[15].
14:11	RESERVED	Mode	RO	Always 0
		HW Rst.	0	
		SW Rst.	0	

Bit	Name	Туре		Description
10		Mode	R/W	Not implement.
	STOPPABLE	HW Rst.	0	
		SW Rst.	Retain	
9.0	RESERVED	Mode	RO	Always 0
		HW Rst.	0	
		SW Rst.	0	

5.4.2 MMD3 — PCS status register

Device Address = 3; Offset = 0x1

Bit	Name	Туре	e	Description
15:12	RESERVED	Mode	RO	Always 0
		HW Rst.	0	_
		SW Rst.	0	
11	TX LP IDLE	Mode	RO	1 = The transmit PCS has received low power idle
	RECEIVED	HW Rst.	0	 signaling one or more times since the register was last read. Latch High.
		SW Rst.	0	
10	10 RX LP IDLE RECEIVED	Mode	RO	1 = The receive PCS has received low power idle
		HW Rst.	0	 signaling one or more times since the register was last read. Latch High.
		SW Rst.	0	
9	TX LP IDLE	Mode	RO	1 = The transmit PCS is currently receiving low
	INDICATION	HW Rst.	0	– power idle signals.
		SW Rst.	0	
8	RX LP IDLE	Mode	RO	1 = The receive PCS is currently receiving low
	INDICATION	HW Rst.	0	power idle signals.
		SW Rst.	0	
7:0	RESERVED	Mode	RO	Always 0
		HW Rst.	0	
		SW Rst.	0	

5.4.3 MMD3 — EEE capability register

Device address = 3; Offset = 0x14

Bit	Name	Туре	9	Description
15:3	RESERVED	Mode	RO	Always 0
		HW Rst.	0	
		SW Rst.	0	
2	1000BT EEE	Mode	RO	EEE is supported for 1000 BASE-T.
		HW Rst.	1	
		SW Rst.	1	
1	100BT EEE	Mode	RO	EEE is supported for 100 BASE-T.
		HW Rst.	1	
		SW Rst.	1	
0	RESERVED	Mode	RO	Always 0
		HW Rst.	0	
		SW Rst.	0	

5.4.4 MMD3 — EEE wake error counter register

Device address = 3; Offset = 0x16

Bit	Name			Description		
15:0	EEE WAKE	Mode	RO Count wake time faults where the PHY fails to com			
	ERROR COUNTER	HW Rst.	0	 normal wake sequence within the time required for the specific PHY type. 		
		SW Rst.	0	This counter is cleared after read operation, and held at all 1 in the case of overflow.		

5.4.5 MMD3 — Cld control 3 register

Device address = 3; Offset = 0x8003

Bit	Name			Description
15	BP_CABLE_	Mode	RO	In 1000BASE-T mode, cable length detect to analog:
	LTH_DET_GT	HW Rst.	0 1 = Bypass cable length detect.	
		SW Rst.	Retain	0 = Enable cable length detect.
14:0	RESERVED	Mode	_	-
		HW Rst.	-	
		SW Rst.	-	

5.4.6 MMD3 — AZ control 2 register

Device address = 3; Offset = 0x8009

Bit	Name	Туре		Description
15:8	WAKE_TRAINING_	Mode	RO	Wake training timer. The default value is 0x20
	DEBUG	HW Rst.	0x20	(4.096 μs).
		SW Rst.	Retain	
7:0	RESERVED	Mode	-	-
		HW Rst.	-	
		SW Rst.	_	

5.4.7 MMD3 — PTP1588 control register

Device Address = 3; Offset = 0x8012

Bit	Name	Тур	e	Description
15:7	RESERVED	Mode	RO	-
		HW Rst.	0	
		SW Rst.	0	
6	RESERVED	Mode	R/W	-
		HW Rst.	0	
		SW Rst.	Retain	
5	WOL_EN	Mode	R/W	0 = Disable wake-on-Lan function.
		HW Rst.	1	1 = Enable wake-on-Lan function.
		SW Rst.	Retain	
4:0	RESERVED	Mode	_	-
		HW Rst.	_	
		SW Rst.	_	

5.4.8 MMD3 — Internal MAC address 1 register

Device Address = 3; Offset = 0x804A

Bit	Name	Туре		Description
15:0	LOC_MAC_	Mode	R/W	Bits[47:32] of internal address, used in Wake-on-LAN.
	ADDR[47:32]	HW Rst.	0	
		SW Rst.	Retain	

5.4.9 MMD3 — Internal MAC address 2 register

Device Address = 3; Offset = 0x804B

Bit	Name	Туре		Description
15:0	LOC_MAC_	Mode	R/W	Bits[31:16] of internal address, used in Wake-on-LAN.
	ADDR[31:16]	HW Rst.	0	
		SW Rst.	Retain	

5.4.10 MMD3 — Internal MAC address 3 register

Device Address = 3; Offset = 0x804C

Bit	Name	Туре		Description
15:0		Mode	R/W	Bits[15:0] of internal address, used in Wake-on-LAN.
	ADDR[15:0]	HW Rst.	0	
		SW Rst.	Retain	

5.4.11 MMD3 — RemotePHY loopback register

Device Address = 3; Offset = 0x805A

Bit	Name	Туре		Description
15:1	RESERVED	Mode	RO	-
		HW Rst.	0	
		SW Rst.	0	
0	REM_PHY_LPBK	Mode	R/W	Loopback received data packets to link partner
		HW Rst.	0	
		SW Rst.	Retain	

5.4.12 MMD3 — SmartEEE control 1 register

Device Address = 3; Offset = 0x805B

Bit	Name	Туре		Description
15:8	LPI_WT	Mode	R/W	1000BASE-T Tw timer. Buffered data is sent after time
		HW Rst.	0x11	out. LSB vs time: 1 µs
		SW Rst.	Retain	Default value: 17 μs

Bit	Name	Туре		Description
7:0	LPI_WT	Mode	R/W	100BASE-T Tw timer. Buffered data is sent after
		HW Rst.	0x17	timeout. LSB vs time: 1 us
		SW Rst.	Retain	Default value: 17 μs

5.4.13 MMD3 — SmartEEE control 2 register

Device Address = 3; Offset = 0x805C

Bit	Name	Туре		Description
15:0	LPI_TIMER	Mode	R/W	LPI_TIMER[15:0]
		HW Rst.	0x800	The LPI_TIMER configures the duration from when no data is being transmitted to entering LPI mode. At
		SW Rst.	Retain	timeout, PHY enters LPI mode.
				LSB vs time: 163.84 µs
				Default value: 335.544 ms

5.4.14 MMD3 — SmartEEE control 3 register

Device Address = 3; Offset = 0x805D

Bit	Name	Тур	e	Description
15:14	RESERVED	Mode	RO	-
		HW Rst.	0	
		SW Rst.	0	
13:12	LPI_TX_DELAY_	Mode	R/W	Select IPG length inserted between packets (for
	SEL	HW Rst.	01	debug use).
		SW Rst.	Retain	
11:9	RESERVED	Mode	RO	-
		HW Rst.	0	
		SW Rst.	0	
8	LPI_EN	Mode	R/W	Enables or disables SmartEEE
		HW Rst.	1	1 = Enable
		SW Rst.	Retain	0 = Disable If MMD7 register (0x3C) bits[2:1] = 2'b00, this bit is internally disabled automatically even it is set to 1.
7:0	LPI_TIMER	Mode	R/W	LPI_TIMER[23:16]
		HW Rst.	0	The LPI_TIMER configures the duration from when no data is being transmitted to entering LPI mode. At
		SW Rst.	Retain	timeout, PHY enters LPI mode.

I

L

5.4.15 MMD7 — Auto-negotiation control register

Device Address = 7; Offset = 0x0

Bit	Name	Тур	е	Description
15	AN_RST	Mode	R/W, SC	This bit restores the MMD3/MMD7 registers to default states and triggers a software reset.
		HW Rst.	0	1 = Augo-negotiation reset
		SW Rst.	0	0 = Normal operation
14	RESERVED	Mode	RO	Always 0.
		HW Rst.	0	
		SW Rst.	0	
13	XNP_CTRL	Mode	R/W	If MII register 4 bit[12] is set to 0, setting of this bit has
		HW Rst.	1	no effect. 1 = Local device intends to enable the exchange of
		SW Rst.	Retain	extended next page.
				0 = Local device does not intend to enable the exchange of extended next page.
12:0	RESERVED	Mode	RO	Always 0.
		HW Rst.	0	
		SW Rst.	0	

5.4.16 MMD7 — EEE advertisement register

Device Address = 7; Offset = 0x3C

Bit	Name	Тур	e	Description
15:3	RESERVED	Mode	RO	Always 0
		HW Rst.	0	
		SW Rst.	0	
2	EEE_1000BT	Mode	R/W	If Local device supports EEE operation for
		HW Rst.	1	1000BASE-T, and EEE operation is required, this bit must be set to 1.
		SW Rst.	Retain	The value of this bit is updated immediately after writing this register. The value written to this bit takes effect only when any one of the following occurs:
				 Software reset is asserted (bit[15] RESET of Control register — copper page)
				 Restart Auto-Negotiation is asserted (bit[9] RESTART AUTO-NEGOTIATION of Control register — copper page)
				 Power-down (bit[11] POWER DOWN of Control register — copper page) transitions from power down to normal operation
				■ Link goes down

Bit	Name	Тур	e	Description
1	EEE_100BT	Mode	R/W	If Local device supports EEE operation for
		HW Rst.	1	100BASE-T, and EEE operation is required, this bit must be set to 1.
		SW Rst.	Retain	The value of this bit is updated immediately after writing this register. The value written to this bit takes effect only when any one of the following occurs:
				 Software reset is asserted (bit[15] RESET of Control register — copper page)
				 Restart Auto-Negotiation is asserted (bit[9] RESTART AUTO-NEGOTIATION of Control register — copper page)
				 Power-down (bit[11] POWER DOWN of Control register — copper page) transitions from power down to normal operation
				 Link goes down
0	RESERVED	Mode	RO	Always 0
		HW Rst.	0	
		SW Rst.	0	

5.4.17 MMD7 — EEE LP advertisement register

Device Address = 7; Offset = 0x3D

Bit	Name	Тур	9	Description
15:3	RESERVED	Mode	RO	Always 0
		HW Rst.	0	
		SW Rst.	0	
2	EEE_1000BT	Mode	RO	1 = Link partner supports EEE operation for
		HW Rst.	0	1000BASE-T, and EEE operation is desired. 0 = Link partner does not support EEE operation for
		SW Rst.	0	1000BASE-T, or EEE operation is not desired.
1	EEE_100BT	Mode	RO	1 = Link partner supports EEE operation for
		HW Rst.	0	100BASE-T, and EEE operation is desired. 0 = Link partner does not support EEE operation for
		SW Rst.	0	100BASE-T, or EEE operation is not desired.
0	RESERVED	Mode	RO	Always 0
		HW Rst.	0	
		SW Rst.	0	

I

5.4.18 MMD7 — EEE ability auto-negotiation result register

Device Address = 7; Offset = 0x8000

Bit	Name	Тур	e	Description
15:3	RESERVED	Mode	RO	Always 0
		HW Rst.	0	
		SW Rst.	0	
2	EEE_1000BT_EN	Mode	RO	1 = 1000BASE-T 802.3az enabled. Both sides
		HW Rst.	0	support EEE operation for 1000BASE-T and EEE operation is preferred.
		SW Rst.	0	0 = 1000BASE-T 802.3az disabled. Either side does not support EEE operation for 1000BASE-T or EEE operation is not preferred.
1	EEE_100BT_EN	Mode	RO	1 = 100BASE-T 802.3az enabled. Both sides support
		HW Rst.	0	EEE operation for 100BASE-T and EEE operation is preferred.
		SW Rst.	0	0 = 100BASE-T 802.3az disabled. Either side does not support EEE operation for 100BASE-T or EEE operation is not preferred.
0	RESERVED	Mode	RO	Always 0
		HW Rst.	0	
		SW Rst.	0	

5.4.19 MMD7 — SGMII control register 0

Device Address = 7; Offset = 0x8005

Bit	Name	Тур	e	Description
15	SERDES	Mode	R/W	1 = Enable hibernation
	HIBERNATION CONTROL	HW Rst.	1	0 = Disable hibernation
		SW Rst.	Retain	in
14:0	RESERVED	Mode	RO	-
		HW Rst.	0x20C6	
	-		0x20C6	

5.4.20 MMD7 — SGMII control register 1

Device Address = 7; Offset = 0x8010

Bit	Name	Туре		Description
15:8	RESERVED	Mode	_	-
		HW Rst.	_	
		SW Rst.	_	
7	EN_SGMII_AFE	Mode	R/W	For control signals (SGMII_EN_RX, SGMII_EN_TX,
		HW Rst.	0	SGMII_EN_PLL, SGMII_EN_SD, SGMII_CDR_BW, and SGMII_FIBER_MODE):
		SW Rst.	Retain	0 = Driven by inner state
				1 = Driven by register
6:0	RESERVED	Mode	_	-
		HW Rst.	_	
		SW Rst.	_	

5.4.21 MMD7 — SGMII control register 2

Device Address = 7; Offset = 0x8011

Bit	Name	Тур	e	Description
15:13	SGMII_TXDR_CTRL	Mode	R/W	Drive output Vdiff, peak-to-peak.
		HW Rst.	001	001 = 600 mV
		SW Rst.	Retain	010 = 700 mV 011 = 800 mV
				100 = 900 mV
				Others = Reserved
12:9	RESERVED	Mode	-	-
		HW Rst.	-	
		SW Rst.	-	
8	SGMII_EN_TX	Mode	R/W	1 = Tx driver is enabled.
		HW Rst.	1	0 = Tx driver is in idle and kept in 900 mV.
		SW Rst.	Retain	
7:0	RESERVED	Mode	-	-
		HW Rst.	-	
		SW Rst.	_	

5.4.22 MMD7 — SGMII control register 3

Device Address = 7; Offset = 0x8012

Bit	Name	Туре		Description
15:2	RESERVED	Mode	RO	-
		HW Rst.	0x20F1	
		SW Rst.	0x20F1	
1:0	RF_BX_SEL	Mode	R/W	Remote fault in 1000BASE-X
		HW Rst.	01	01 = Controlled by register and internal state
		SW Rst.	Retain	11 = Controlled by register only Others = Reserved

5.4.23 MMD7 — CLK_25M clock select register

Device Address = 7; Offset = 0x8016

Bit	Name	Тур	e	Description
15:9	RESERVED	Mode	-	-
		HW Rst.	-	
		SW Rst.	-	
8:7	DR[0]	Mode	R/W	Driver strength
		HW Rst.	1	00 = Full
		SW Rst.	Retain	01 = Half 10/11 = One quarter
6:5	RESERVED	Mode	-	-
		HW Rst.	-	
		SW Rst.	-	
4:2	SELECT_CLK25M	Mode	R/W	CLK_25M outputs clock select bits.
		HW Rst.	0	000 = 25 MHz from crystal XOUT pad
		SW Rst.	Retain	001 = 25 MHz divided down from DSP 1G clock 010 = 50 MHz from local PLL source
				011 = 50 MHz from DSP source
				100 = 62.5 MHz from local PLL source
				101 = 62.5 MHz from DSP source
				110 = 125 MHz from local PLL source
4.0		Mada		111 = 125 MHz from DSP source
1:0	RESERVED	Mode	-	-
		HW Rst.	-	4
		SW Rst.	-	

6 Package Dimensions

The AR8033 is packaged in a 48-pin 6 × 6 mm QFN package. See Figure 6-1 and Table 6-1 for the package drawings and dimensions.




Table 6-1 Package dimensions

I

Dimension label	Min.	Тур.	Max.	Unit
A	0.70	0.75	0.80	mm
A1	-	0.01	0.05	mm
b	0.15	0.20	0.25	mm
С	0.18	0.20	0.23	mm
D	5.90	6.00	6.10	mm
D2	3.70	3.80	3.90	mm
е	0.35	0.40	0.45	mm
Ne	4.35	4.40	4.45	mm
Nd	4.35	4.40	4.45	mm
E	5.90	6.00	6.10	mm
E2	3.70	3.80	3.90	mm
К	0.20	-	_	mm
L	0.35	0.40	0.45	mm
h	0.30	0.35	0.40	mm

7 Ordering Information

Ordering number	Version	Default ordering unit
AR8033-AL1A	Commercial	Tray pack
AR8033-AL1A-R	Commercial	Tape and reel
AR8033-AL1B	Industrial	Tray pack
AR8033-AL1B-R	Industrial	Tape and reel

Table 7-1 Ordering information

L

8 Top-side Marking

Table 8-1 Top-side markings

Ordering number	Marking
AR8033-AL1A AR8033-AL1A-R	AR8033-AL1A
AR8033-AL1B AR8033-AL1B-R	AR8033-AL1B




Figure 8-1 Top-side markings